Formal Verification of Control Software: A Case Study

  • Andreas Griesmayer
  • Roderick Bloem
  • Martin Hautzendorfer
  • Franz Wotawa
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3533)


We present a case study of formal verification of control logic for a robotic handling system. We have implemented a system in which properties can be specified in the source code, which is then automatically converted to Java and checked using Java Path Finder. The model checker, working under the assumption of a nondeterministic environment, is able to efficiently verify critical properties of the design.


State Machine Model Check Safety Property Control Software Handling System 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [BDW00]
    Bienmüller, T., Damm, W., Wittke, H.: The Statemate verification environment, making it real. In: Emmerson, E.A., Sistla, A.P. (eds.) CAV 2000. LNCS, vol. 1855, pp. 561–567. Springer, Heidelberg (2000)CrossRefGoogle Scholar
  2. [BR01]
    Ball, T., Rajamani, S.K.: Automatically validating temporal safety properties of interfaces. In: Dwyer, M.B. (ed.) SPIN 2001. LNCS, vol. 2057, pp. 103–122. Springer, Heidelberg (2001)CrossRefGoogle Scholar
  3. [CDH+00]
    Corbett, J.C., Dwyer, M.B., Hatcliff, J., Laubach, S., Pasareanu, C.S., Robby, Zheng, H.: Bandera: Extracting finite-state models from Java source code. In: 22nd International Conference on Software Engineering (ICSE 2000), pp. 439–448 (2000)Google Scholar
  4. [CGP99]
    Clarke, E.M., Grumberg, O., Peled, D.A.: Model Checking. MIT Press, Cambridge (1999)Google Scholar
  5. [God97]
    Godefroid, P.: Model checking for programming languages using verisoft. In: Symposium on Principles of Programming Languages, pp. 174–186 (1997)Google Scholar
  6. [KG99]
    Kern, C., Greenstreet, M.R.: Formal verification in hardware design: A survey. ACM Transactions on Design Automation of Electronic Systems 4(2), 123–193 (1999)CrossRefGoogle Scholar
  7. [LHS03]
    Long, B., Hoffman, D., Strooper, P.: Tool support for testing concurrent java components. IEEE Transactions on Software Engineering 29, 555–566 (2003)CrossRefGoogle Scholar
  8. [VHB+03]
    Visser, W., Havelund, K., Brat, G., Park, S., Lerda, F.: Model checking programs. Automated Software Engineering Journal 10, 203–232 (2003)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Authors and Affiliations

  • Andreas Griesmayer
    • 1
  • Roderick Bloem
    • 1
  • Martin Hautzendorfer
    • 2
  • Franz Wotawa
    • 1
  1. 1.Graz University of TechnologyAustria
  2. 2.Festo AGViennaAustria

Personalised recommendations