A Quaternary CLB Design Using Quantum Device Technology on Silicon for FPGA Neural Network Architectures
Field Programmable Gate Arrays (FPGAs) are being used as platforms for the digital implementation of intelligent systems. Binary digital systems provide an accurate, robust, stable performance that is free from the drift and manufacturing tolerances associated with analogue systems. However binary systems have a much lower functional density than their analogue counterparts resulting in inefficient use of silicon surface area. A design for a novel Configurable Logic Block (CLB) is presented which retains the robust qualities of digital processing whilst providing increased functional density. The circuit design uses Si/SiGe Inter-band Tunneling Diodes (ITDs) and NMOS/CMOS transistors to create quaternary memory cells in a topology and architecture suited to the implementation of neural networks. The performance of the CLB is simulated in HSPICE and the results are presented.
KeywordsField Programmable Gate Array Negative Differential Resistance NMOS Transistor Resonant Tunnelling Diode Manufacturing Tolerance
Unable to display preview. Download preview PDF.
- 1.Van Der Wagt, P.: JPA Tunnelling-Based SRAM. Proceedings of the IEEE 87(4) (April 1999)Google Scholar
- 2.Seabaugh, A., Brar, B., Broekaert, T., Frazier, G., Morris, F., van der wagt, P., Beam III, E.: Resonant tunneling Circuit Technology: Has it Arrived? In: Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, Technical Digest 1997, 19th Annual, October 15-17, pp. 119–122 (1997)Google Scholar
- 3.Kelly, P.M., Thompson, C.J., McGinnity, T.M., Maguire, L.P.: Investigation of a Programmable Threshold Logic Gate Array. In: IEEE International Conference Electronics Circuits and Systems, proceedings, vol. II, pp. 673–767 (September 2002)Google Scholar