A SIMD Neural Network Processor for Image Processing

  • Dongsun Kim
  • Hyunsik Kim
  • Hongsik Kim
  • Gunhee Han
  • Duckjin Chung
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3497)

Abstract

Artificial Neural Networks (ANNs) and image processing requires massively parallel computation of simple operator accompanied by heavy memory access. Thus, this type of operators naturally maps onto Single Instruction Multiple Data (SIMD) stream parallel processing with distributed memory. This paper proposes a high performance neural network processor whose function can be changed by programming. The proposed processor is based on the SIMD architecture that is optimized for neural network and image processing. The proposed processor supports 24 instructions, and consists of 16 Processing Units (PUs) per chip. Each PU includes 24-bit 2K-word Local Memory (LM) and a Processing Element (PE). The proposed architecture allows multi-chip expansion that minimizes chip-to-chip communication bottleneck. The proposed processor is verified with FPGA implementation and the functionality is verified with character recognition application.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Shiva, S.G.: Pipelined and Parallel Computer Architectures. Harper-Collins, New York (1996)Google Scholar
  2. 2.
    Boulet, P., Fortes, J.A.B.: Experimental Evaluation of Affine Schedules for Matrix Multiplication on the MasPar Architecture. In: Proc. lst International Conf. on Massively Parallel Computing Systems, pp. 452–459 (1994)Google Scholar
  3. 3.
    Hicklin, J., Demuth, H.: Modeling Neural Networks on the MPP. In: Proc. 2nd Symposium on the Frontiers of Massively Parallel Computation, pp. 39–42 (1988)Google Scholar
  4. 4.
    Lam, K.D., Pattnaik, V., Seung-Moon, Y., Torrellas, J., HuangW., K.Y., Zhenzhou, G.: FlexRAM: Toward an Advanced Intelligent Memory System. In: Proceedings of International Conf. on Computer Design 1999, pp. 192–201 (1999)Google Scholar
  5. 5.
    Chong, F., Oskin, M., Sherwood, T.: Active pages: A ComPutation Model for Intelhgent Memory. In: Proc 25th Annual International Symposium on ComPuter Architecture, pp. 192–203 (1998)Google Scholar
  6. 6.
    Salembier, P., Brigger, P., Casas, J.R., Pardas, M.: Morphofogical Operators for Image Ellld Video Compression. IEEE Trans Image Process 5, 881–898 (1996)CrossRefGoogle Scholar
  7. 7.
    Yentis, R., Zaghloul, M.E.: VLSl Implementation of Focally Connected Neural Networks for Solving Partial Differential Equations. IEEE Trans. Circnits Syst. I, Fundaln. Theory Appl. 43, 687–690 (1996)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Authors and Affiliations

  • Dongsun Kim
    • 1
  • Hyunsik Kim
    • 1
  • Hongsik Kim
    • 2
  • Gunhee Han
    • 2
  • Duckjin Chung
    • 3
  1. 1.DMB Project OfficeKorea Electronics Technology InstitutePyungTaek-Si, KyungGi-DoKorea
  2. 2.Department of Electrical & Electronic EngineeringYousei UniversitySeoulKorea
  3. 3.Information Technology and TelecommunicationsInha UniversityIncheonKorea

Personalised recommendations