Modelling SystemC Process Behavior by the UML Method State Machines

  • Elvinia Riccobene
  • Patrizia Scandurra
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3475)


We describe the SystemC Process State Machines that we have defined, as a variation of the UML method state machines, to model the behavior of reactive processes of the SystemC language. They are part of a complete UML 2.0 profile for SystemC that we have developed to improve the SoC (System on a Chip) design flow in order to provide a modelling framework which allows high-level designing SoC components in the style of UML using the SystemC design primitives.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Riccobene, E., Scandurra, P., Rosti, A., Bocchio, S.: A UML 2.0 Profile for SystemC. ST Microelectronics Technical Report (2004)Google Scholar
  2. 2.
    Martin, G.: UML and VCC. White paper, Cadence Design Systems, Inc. (December 1999)Google Scholar
  3. 3.
    Martin, G., Lavagno, L., Guerin, J.L.: Embedded UML: a merger of real-time UML and co-design. In: CODES (2001)Google Scholar
  4. 4.
    OMG, The Model Driven Architecture (MDA),
  5. 5.
    OMG, UML 2.0 OCL Final Adopted Specification (ptc/03-10-14)Google Scholar
  6. 6.
    The Open SystemC Initiative. SystemC,
  7. 7.
    Zhu, Q., Oishi, R., Hasegawa, T., Nakata, T.: System-on-chip validation using UML and CWL. In: Proc. of IEEE/ACM/IFIP CODES (2004)Google Scholar
  8. 8.
    SysML Partners web site,
  9. 9.
    OMG, UML 2.0 Superstructure Final Adopted Specification (ptc/03-08-02)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Authors and Affiliations

  • Elvinia Riccobene
    • 1
  • Patrizia Scandurra
    • 1
  1. 1.Dipartimento di Matematica e InformaticaUniversità di CataniaCataniaItaly

Personalised recommendations