Test Generation: A Hierarchical Approach
Advances in design tools and methods have led to an increasing amount of design activities being performed at higher levels of abstraction. Testability, on the other hand, is usually considered only when the detailed structural information of the design is available. This is mainly due to the lack of general applicability of the existing high-level test generation and design-for-test methods. In this chapter we will present an improvement of the classical hierarchical test generation approach by extending it to the higher levels of abstraction, while still considering the structural information from the lower levels. The approach proposed makes successful use of both high-level fault models and the classical gate-level fault models, and obtains results that are better than those obtained by a pure high-level test generator.
KeywordsTest Generation Test Pattern Terminal Node Digital System Test Vector
Unable to display preview. Download preview PDF.
- Abraham JA (1986) Fault modeling in VLSI. VLSI testing. North-Holland, 1–27Google Scholar
- Giambiasi N, Santucci JF, Courbis AL, Pla V (1991) Test pattern generation for behavioral descriptions in VHDL. In: Proc. of the VHDL conference, 228–234Google Scholar
- Gupta AK, Armstrong JR (1985) Functional fault modeling and simulation for VLSI devices. In: 22nd Design Automation Conference, 720–726Google Scholar
- Jervan G, Eles P, Peng Z (1999) A hierarchical test generation technique for embedded systems. In: Proc. Electronic Circuits and Systems Conference, 21–24Google Scholar
- Jervan G, Peng Z, Goloubeva O, Sonza Reorda M, Violante M (2002) High-level and hierarchical test sequence generation. In: Proc. of IEEE International Workshop on High Level Design Validation and Test, 169–174Google Scholar
- Minato S (1996) BDDs and applications for VLSI CAD. Kluwer Academic PublishersGoogle Scholar
- Murray BT, Hayes JP (1998) Hierarchical test generation using precomputed tests for modules. In: Proc. IEEE International Test Conference, 221–229Google Scholar
- Raik J, Ubar R (1999) Sequential circuit test generation using decision diagram models. In: Proc. of IEEE Design Automation and Test in Europe, 736–740Google Scholar
- Su SYH, Lin T (1984) Functional testing techniques for digital LSI/VLSI systems. In: 21st ACM/IEEE Design Automation Conference, 517–528Google Scholar
- Ubar R (1996) Test synthesis with alternative graphs. IEEE Design&Test of Computers, Spring 1996: 48–57Google Scholar
- Ward PC, Armstrong JR (1990) Behavioral fault simulation in VHDL. In: 27th ACM/IEEE Design Automation Conference, 587–593Google Scholar