Design Space Exploration with Automatic Generation of IP-Based Embedded Software

  • Júlio C. B. de Mattos
  • Lisane Brisolara
  • Renato Hentschke
  • Luigi Carro
  • Flávio R. Wagner
Conference paper
Part of the IFIP International Federation for Information Processing book series (IFIPAICT, volume 150)

Abstract

Automatic embedded software generation and IP-based design are good approaches to achieve a short design cycle due to stringent time-to-market requirements. But design automation must also consider application-specific requirements. This paper presents a mechanism for the automatic selection of software IP components for embedded applications, which is based on a software IP library and a design space exploration tool. The software IP library has different algorithmic implementations of several routines commonly found in different application domains. These routines have been characterized in terms of power, performance, and area, for a given architectural platform. The design exploration tool allows the automatic configuration of an optimized solution for a specific application, by selecting routines whose combination best match system requirements. Experimental results are presented and demonstrate that a very expressive design space can be explored with this approach.

Keywords

Design Space Exploration Embedded Software IP Components 

References

  1. [1]
    N. Dutt, A. Nicolau, H. Tomiyama, A. Halambi. “New Directions in Compiler Technology for Embedded Systems.” Asia-Pacific Design Automation Conference, Jan. 2001. Proceedings, IEEE Computer Society Press, 2001.Google Scholar
  2. [2]
    V. Dalal, C.P. Ravikumar. “Software Power Optimizations in an Embedded System”. VLSI Design Conference, Jan. 2001. Proceedings, IEEE Computer Science Press, 2001.Google Scholar
  3. [3]
    M. Kandemir, V. Vijaykrishnan, M.J. Irwin, W. Ye. “Influence of Compiler Optimizations on System Power”. In: IEEE Transactions on VLSI Systems, vol. 9, n. 6, Dec. 2001.Google Scholar
  4. [4]
    T. Givargis, F. Vahid, J. Henkel. “System-Level Exploration for Pareto-optimal Configurations in Parameterized Systems-on-a-chip”. ICCAD’01-International Conference on Computer-Aided Design, San Jose, Nov. 2001.Google Scholar
  5. [5]
    A. Nandi. R. Marculescu. “System-Level Power/Performance Analysis for Embedded Systems Design”. Design Automation Conference, Las Vegas, June 2001. Proceedings, ACM, 2001.Google Scholar
  6. [6]
    L.M. Reyneri, F. Cucinotta, A. Serra, L. Lavagno. “A Hardware/Software Co-design Flow and IP Library Based on Simulink”. DAC’01-Design Automation Conference, Las Vegas, June 2001. Proceedings, ACM, 2001.Google Scholar
  7. [7]
    S. Ito, L. Carro, R. Jacobi. “Making Java Work for Microcontroller Applications”. In: IEEE Design & Test of Computers. vol. 18, n. 5, Sept–Oct 2001.Google Scholar
  8. [8]
    V. Tiwari, S. Malik, A. Wolfe. “Power Analysis of Embedded Software: a First Step Towards Software Power Minimization”. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 2, n. 4, Dec. 1994.Google Scholar
  9. [9]
    K. Choi, A. Chatterjee. “Efficient Instruction-Level Optimization Methodology for Low-Power Embedded Systems”. International Symposium on System Synthesis, Montréal, Oct. 2001. Proceedings, ACM, 2001.Google Scholar
  10. [10]
    A. Peymandoust, T. Simunic, G. de Micheli. “Complex Library Mapping for Embedded Software Using Symbolic Algebra”. DAC’02-Design Automation Conference, New Orleans, June 2002. Proceedings, ACM, 2002.Google Scholar
  11. [11]
    A.C. Beck Filho, F.R. Wagner, L. Carro. “CACO-PS: A General Purpose Cycle-Accurate Configurable Power Simulator”. SBCCI’03-16th Symposium on Integrated Circuits and Systems Design. São Paulo, Brazil, Sept. 2003. Proceedings, IEEE Computer Society Press, 2003.Google Scholar
  12. [12]
    A. Omondi. Computer Arithmetic Systems: Algorithms, Architecture and Implementation. Prentice Hall, 1994.Google Scholar
  13. [13]
    K. Salomonsen, S. Søgaard, E.P. Larsen. Design and Implementation of an MPEG/Audio Layer III Bitstream Processor, Master Thesis, Aalborg University, 1997.Google Scholar
  14. [14]
    H.B. Lee, B.G. Zorn. “BIT: A Tool for Instrumenting Java Bytecodes”. USITS’97-USENIX Symposium on Internet Technologies and Systems, Dec. 1997.Google Scholar

Copyright information

© Springer Science + Business Media, Inc. 2004

Authors and Affiliations

  • Júlio C. B. de Mattos
    • 1
  • Lisane Brisolara
    • 1
  • Renato Hentschke
    • 1
  • Luigi Carro
    • 1
    • 2
  • Flávio R. Wagner
    • 1
  1. 1.Federal University of Rio Grande do SulComputer Science InstitutePorto AlegreBrasil
  2. 2.Federal University of Rio Grande do SulElectrical EngineeringPorto AlegreBrasil

Personalised recommendations