An Analyzable On-Chip Network Architecture for Embedded Systems

  • Daniel Lüdtke
  • Dietmar Tutsch
  • Günter Hommel
Conference paper


Erformance Evaluation Arbitration Logic Pipe Lite High Performance Parallel Computer Etter Performance 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Benini L, De Micheli G (2002) Networks on chips: A new SoC paradigm. Computer 35(1):70-78CrossRefGoogle Scholar
  2. 2.
    Bertozzi D, Jalabert A, Murali S, Tamhankar R, Stergiou S, Benini L, De Micheli G (2005) NoC synthesis flow for customized domain specific multi-processor Systems-on-Chip. IEEE Transactions on Parallel and Distributed Systems 16:113-129CrossRefGoogle Scholar
  3. 3.
    Bolotin E, Cidon I, Ginosar R, Kolodny A (2004) Cost considerations in net-work on chip. The VLSI J, special issue on Network on Chip 38:19-42Google Scholar
  4. 4.
    Chan KS, Yeung KL, Chan SC (1997) A refined model for performance analysis of buffered banyan networks with and without priority control. In: Proceedings of the Global Telecommunications Conference Volume 3. Phoenix, AZ, USA, pp 1745-1750Google Scholar
  5. 5.
    Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proceedings of the 38th Conference on Design Automation. ACM Press, New York, pp 684-689Google Scholar
  6. 6. Hu J, Marculescu R (2004) Application-specific buffer space allocation for networks-on-chip router design. In: Proceedings of the International Confer-ence on Computer Aided Design. San Jose, CA, USA, pp 354-361Google Scholar
  7. 7.
    Jalabert A, Murali S, Benini L, De Micheli G (2004) ×pipesCompiler: A tool for instantiating application specific networks on chip. In: Proceedings of the 41st Design, Automation and Test in Europe Conference and Exhibition. ACM Press, New York, pp 884-889Google Scholar
  8. 8.
    Jenq YC (1983) Performance analysis of a packet switch based on single-buffered Banyan network. IEEE J on Selected Areas in Communications SAC-1(6):1014-1021CrossRefGoogle Scholar
  9. 9.
    Lüdtke D, Tutsch D, Walter A, Hommel G (2005) Improved performance of bidirectional multistage interconnection networks by reconfiguration. In: Pro-ceedings of the 2005 Design, Analysis, and Simulation of Distributed Sys-tems. San Diego, USA, SCS, pp 21-27Google Scholar
  10. 10.
    Majer M, Bobda C, Ahmadinia A, Teich J (2005) Packet routing in dynami-cally changing networks on chip. In: Proceedings of the 19th IEEE Interna-tional Parallel and Distributed Processing Symposium. Washington, DC, USA, IEEE Computer Society, 154. 2 vol 4Google Scholar
  11. 11.
    Murali S, De Micheli G (2004) SUNMAP: A tool for automatic topology se-lection and generation for NoCs, In: Proceedings of the 41st Conference on Design Automation and Exhibition. ACM Press, New York, pp 914-919Google Scholar
  12. 12.
    Rijpkema E, Goossens K, Rădulescu A, Dielissen J, van Meerbergen J, Wielage P, Waterlander E (2003) Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip. IEE Proceedings Computers & Digital Techniques. 150(5), pp 294-302CrossRefGoogle Scholar
  13. 13.
    Stergiou S, Angiolini F, Carta S, Raffo L, Bertozzi D, De Micheli G (2005) × pipes lite: A synthesis oriented design library for networks on chips. In: Pro-ceedings of the Design, Automation and Test in Europe Conference and Exhi-bition. Munich, Germany, pp 1188-1193Google Scholar
  14. 14.
    Tutsch D (1999) Performance analysis of transient network behavior in case of packet multicasting. In: Proceedings of the11th European Simulation Symposium. Erlangen, Germany, pp 630-634Google Scholar
  15. 15.
    Tutsch D, Hommel G (2002) Generating systems of equations for perform-ance evaluation of multistage interconnection networks. J of Parallel and Dis-tributed Computing 62(2):228-240MATHCrossRefGoogle Scholar
  16. 16.
    Tutsch D, Lüdtke D, Walter A, Kühm M (2005) CINSim -A component-based interconnection network simulator for modeling dynamic reconfigura-tion. In: Proceedings of the 12th International Conference on Analytical and Stochastic Modelling Techniques and Applications. Riga, pp 132-137Google Scholar
  17. 17.
    Wang H-S, Zhu X, Peh L-S, Malik S (2002) Orion: A power-performance simulator for interconnection networks. In: Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture. IEEE Computer Society Press, Los Alamitos, CA, USA, pp 294-305Google Scholar
  18. 18.
    Warnakulasuriya S, Pinkston TM (2002) Characterization of deadlocks in irregular networks. J of reParallel and Distributed Computing 62(1):61-84MATHCrossRefGoogle Scholar

Copyright information

© Springer 2006

Authors and Affiliations

  • Daniel Lüdtke
    • 1
  • Dietmar Tutsch
    • 1
  • Günter Hommel
    • 1
  1. 1.Real-Time Systems and RoboticsTechnische Universität BerlinGermany

Personalised recommendations