This chapter introduces morphware as the basis of a second machine paradigm, which mainly has been introduced by the discipline of embedded system design, targeting the system on chip (SoC). But more recently SoC design is adopting more and more computer science (CS) mentality and also needs the services of computer science (CS) professionals. CS is going to include the morphware paradigm in its intellectual infrastructure. The time has come to bridge the traditional hardware-software chasm. A dichotomy of two machine paradigms is the road map to upgrade CS curricula by evolution, rather than by revolution. This chapter mainly introduces morphware platforms as well as their models and architectures.


Data Stream Systolic Array Memory Bank Reconfigurable Computing Instruction Stream 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1] Scholar
  2. [2] Scholar
  3. [3]
    A. Burks, H. Goldstein, J. von Neumann (1946): Preliminary discussion of the logical design of an electronic computing instrument. US Army Ordnance Department Report.Google Scholar
  4. [4]
    H. Goldstein, J. von Neumann, and A. Burks (1947): Report on the mathematical and logical aspects of an electronic computing instrument. Princeton Institute of Advanced Study.Google Scholar
  5. [5]
    D. Jansen et al. (2003): The electronic design automation handbook, Kluwer.Google Scholar
  6. [6]
    P. Gillick (2003): State of the art FPGA development tools. Reconfigurable Computing Workshop, Orsay, France.Google Scholar
  7. [7]
    M. J. Smith (1997): Application specific integrated circuits, Addison Wesley.Google Scholar
  8. [8]
    D. Chinnery and K. Keutzer (2002): Closing the gap between ASIC & custom, Kluwer.Google Scholar
  9. [9]
    R. Hartenstein (invited paper) (1987): The Microprocessor is no more general purpose Proc. IEEE International Symposium on Innovative Systems (ISIS), Austin, Texas.Google Scholar
  10. [10]
    T. Makimoto (keynote) (2000): The rising wave of field-programmability, Proc. FPL 2000, Villach, Austria, August 27–30, Springer-Verlag, Heidelberg/New York.Google Scholar
  11. [11]
    F. Faggin, M. Hoff, S. Mazor, and M. Shima (1996): The history of 4004. IEEE Micro. Dec. 1996.Google Scholar
  12. [12]
    J. Becker (invited tutorial) (2003): Reconfigurable computing systems. Proceedings Escola de Microelectrônica da SBC-Sul (EMICRO 2003). Rio Grande, Brasil, September.Google Scholar
  13. [13]
    B. Lewis (2002): Gartner Dataquest, October 28.Google Scholar
  14. [14]
    P. Athanas (1992): An adaptive Machine Architecture and Compiler for Dynamic Processor Reconfiguration Ph.D thesis, Brown University, Providence, Rhode Island.Google Scholar
  15. [15]
    S. Vassiliadis, S. Wong, and S. Cotofana (2001): The MOLEN rm-coded processor. Proc. FPL.Google Scholar
  16. [16]
    M. Iliopoulos, T. Antonakopoulos (2000): Reconfigurable network processors based on field-programmable system level integrates circuits. Proc. FPL.Google Scholar
  17. [17]
    http://www.fccm.orgGoogle Scholar
  18. [18]
    R. Hartenstein (1995): Custom computing machines. DMM’95, Smolenice, Slovakia.Google Scholar
  19. [19] Scholar
  20. [20]
    http://fpl.orgGoogle Scholar
  21. [21]
    S. Hauck (1998): The role of FPGAs in reprogrammable systems. Proc. IEEE.Google Scholar
  22. [22]
    V. Betz, J. Rose, and A. Marquardt (eds.) (1999): Architecture and CAD for deep-submicron FPGas. Kluwer.Google Scholar
  23. [23]
    S. Hoffmann (2003): Modern FPGAs, reconfigurable platforms and their design tools. Proc. REASON summer school. Ljubljana, Slovenia, August 11–13.Google Scholar
  24. [24]
    D. Soudris et al. (2002): Survey of existing fine grain reconfigurable hardware platforms. Deliverable D9 AMDREL consortium (Architectures and Methodologies for Dynamically Reconfigurable Logic).Google Scholar
  25. [25]
    J. Oldfield and R. Dorf (1995): Field-programmable gate arrays: Reconfigurable logic for rapid prototyping and implementation of digital systems. Wiley-Interscience.Google Scholar
  26. [26]
    http://www.xilinx.comGoogle Scholar
  27. [27]
    http://www.altera.comGoogle Scholar
  28. [28]
    V. George and J. Rabaey (2001): Low-energy FPGAs: Architecture and design. Kluwer.Google Scholar
  29. [29]
    Z. Salcic and A. Smailagic (1997): Digital systems design and prototyping using field programmable logic. Kluwer.Google Scholar
  30. [30]
    J. Hamblen and M. Furman (2001): Rapid prototyping of digital systems. Kluwer.Google Scholar
  31. [31]
    R. Männer and R. Spurzem et al. (1999): AHA-GRAPE: Adaptive hydrodynamic architecture-GRAvity PipE. Proc. FPL.Google Scholar
  32. [32]
    G. Lienhart (2003): Beschleunigung hydrodynamischer N-Körper-simulationen mit rekonfigurierbaren rechensystemen. Joint 33rd Speedup and 19th PARS Workshop. Basel, Switzerland, March 19–21.Google Scholar
  33. [33]
    N. Ebisuzaki et al. (1997): Astrophysical Journal, 480, 432.Google Scholar
  34. [34]
    T. Narumi, R. Susukita, H. Furusawa, and T. Ebisuzaki (2000): 46 Tflops Special-purpose computer for molecular dynamics simulations WINE-2. Proc. 5th Int’l Conf. on Signal Processing. Beijing 575–582.Google Scholar
  35. [35]
    T. Narumi, R. Susukita, T. Koishi, K. Yasuoka, H. Furusawa, A. Kawai, and T. Ebisuzaki (2000): 1.34 Tflops molecular dynamics simulation for NaCl with a special-purpose computer: MDM. SC2000, Dallas.Google Scholar
  36. [36]
    T. Narumi, A. Kawai, and T. Koishi (2001): An 8.61 Tflop/s molecular dynamics simulation for NaCl with a special-purpose computer: MDM. SC2001, Denver.Google Scholar
  37. [37]
    T. Narumi, R. Susukita, T. Ebisuzaki, G. McNiven, and B. Elmegreen (1999): Molecular dynamics machine: Special-purpose computer for molecular dynamics simulations. Molecular Simulation, 21, 401–415.Google Scholar
  38. [38]
    T. Narumi (1998): Special-Purpose Computer for Molecular Dynamics Simulations Ph D dissertation, University of Tokyo.Google Scholar
  39. [39]
    T. Thurner (2003): Trends in der automobile-elektronik; GI/ITG FG AH-Zielplan-Workshop at FDL 2003. Frankfurt /Main, Germany.Google Scholar
  40. [40]
    T. Kean (invited keynote) (2000): It’s FPL, Jim-but not as we know it! Market opportunities for the New commercial architectures. Proc. FPL.Google Scholar
  41. [41]
    R. Zeidman (2002): Designing with FPGAs and CPLDs. CMP Books.Google Scholar
  42. [42]
    U. Meyer-Baese (2001): Digital signal processing with field programmable gate arrays (With CD-ROM). Springer-Verlag.Google Scholar
  43. [43]
    K. Coffman (1999): Real World FPGA design with verilog. Prentice Hall.Google Scholar
  44. [44]
    R. Seals and G. Whapshott (1997): Programmable logic: PLDs and FPGAs. McGraw-Hill.Google Scholar
  45. [45]
    G. Martin and H. Chang (ed.) (2003): Winning the SoC revolution: Experiences in real design. Kluwer.Google Scholar
  46. [46]
    G. Ou and M. Potkonjak (2003): Intellectual property protection in VLSI design. Kluwer.Google Scholar
  47. [47]
    P. J. Ashenden (2001): The designer’s guide to VHDL (2nd Ed.), Morgan Kaufmann.Google Scholar
  48. [48] Scholar
  49. [49] Scholar
  50. [50] Scholar
  51. [51]
    http://www.dac.comGoogle Scholar
  52. [52] Scholar
  53. [53] Scholar
  54. [54] Scholar
  55. [55]
    I. Jones (2003): DARPA funded Directions in embedded computing. Reconfigurable Computing Workshop. Orsay, France, Sept.Google Scholar
  56. [56]
    T. Grötker et al. (2002): System design with system-C. Kluwer.Google Scholar
  57. [57] Scholar
  58. [58] Scholar
  59. [59] Scholar
  60. [60]
    J. Hoe, Arvind: Hardware synthesis from term rewriting systems. Proc. VLSI’99. Lisbon, Portugal.Google Scholar
  61. [61]
    M. Ayala-Rincón et al. (2003): Efficient computation of algebraic operations over dynamically reconfigurable systems specified by rewriting-logic environments. Proc. 23rd SCCC. IEEE CS press.Google Scholar
  62. [62]
    M. Ayala-Rincón et al. (2003): Architectural specification, exploration and simulation through rewriting-logic. Colombian J. Comput. 3(2), 20–34.Google Scholar
  63. [63]
    M. Ayala-Rincón et al. (2003): Using rewriting-logic notation for functional verification in data-stream-based reconfigurable computing. Proc. FDL 2003 (Forum on Specification and Design Languages). Frankfurt /Main, Germany, September 23–26.Google Scholar
  64. [64]
    P. Bjureus et al. (2002): FPGA Resource and timing estimation from mat-lab execution traces 10th Int’l Workshop on Hardware/Software Codesign. Estes Park, Colorado, May 6–8.Google Scholar
  65. [65]
    V. Baumgarten, G. Ehlers, F. May, A. Nückel, M. Vorbach, and M. Weinhardt (2003): PACT XPP-A self-reconfigurable data processing architecture. The J. Supercomputing. 26(2), Sept. 2003, 167–184.Google Scholar
  66. [66]
    J. Rabaey (1997): Reconfigurable processing: The solution to low-power programmable DSP. Proc. ICASSP.Google Scholar
  67. [67] Scholar
  68. [68]
    N. N., Department of Trade and Industry (DTI), London, UK, 2001Google Scholar
  69. [69]
    H. Simmler et al. (2000): Multitasking on FPGA coprocessors. Proc. FPLGoogle Scholar
  70. [70]
    H. Walder and M. Platzner (2003): Reconfigurable hardware operating systems: From design concepts to realizations. Proc. ERSA 2003.Google Scholar
  71. [71]
    H. Walder and M. Platzner (2004): A runtime environment for reconfigurable hardware operating systems. Proc. FPL 2004.Google Scholar
  72. [72]
    R. Hartenstein (invited paper) (2002): Reconfigurable computing: Urging a revision of basic CS curricula. Proc. 15th Int’l Conf. on Systems Engineering (ICSENG02). Las Vegas, USA, 6–8 Aug. 2002.Google Scholar
  73. [73]
    course ID=27 in: Scholar
  74. [74]
    C. Stroud et al. (2002): BIST-based diagnosis of FPGA interconnect. Proc. IEEE Int’l. Test Conf.Google Scholar
  75. [75]
    P. Zipf (2002): A Fault Tolerance Technique for Field-Programmable Logic Arrays Dissertation. Univ. Siegen, Germany.Google Scholar
  76. [76]
    http.//directreadout.gsfc.nasa.govGoogle Scholar
  77. [77]
    M. Abramovici and C, Stroud (2000): Improved BIST-based diagnosis of FPGA logic blocks. Proc. IEEE Int’l Test Conf.Google Scholar
  78. [78] Scholar
  79. [79] Scholar
  80. [80]
    J. Becker and M. Vorbach (2003): An industrial/academic configurable system-on-chip project (CSoC): Coarse.grain XPP/Leon-based architecture integration. DATE.Google Scholar
  81. [81] Scholar
  82. [82]
    C. Mead and L. Conway (1980): Introduction to VLSI systems design. Addison-Wesley.Google Scholar
  83. [83]
    R. Kress et al.: A datapath synthesis system (DPSS) for the reconfigurable datapath architecture. Proc. ASP-DAC’95Google Scholar
  84. [84]
    http://pactcorp.comGoogle Scholar
  85. [85]
    V. Baumgarten et al. (2001): PACT XPP-A self-reconfigurable data processing architecture. ERSA.Google Scholar
  86. [86]
    J. Becker, A. Thomas, M. Vorbach, and G. Ehlers (2002): Dynamically reconfigurable systems-on-chip: A core-based industrial/academic SoC synthesis project. IEEE Workshop Heterogeneous Reconfigurable SoC. Hamburg, Germany, April 2002.Google Scholar
  87. [87]
    J. Cardoso and M. Weinhardt (2003): From C programs to the configure-execute model. DATE.Google Scholar
  88. [88]
    R. Hartenstein (2001): A decade of research on reconfigurable architectures. DATE.Google Scholar
  89. [89]
    W. Mangione-Smith et al. (1997): Current issues in configurable computing research. IEEE Computer, Dec 1997.Google Scholar
  90. [90]
    J. Becker, T. Pionteck, and M. Glesner (2000): An application-tailored dynamically reconfigurable hardware architecture for digital baseband processing. SBCCI.Google Scholar
  91. [91]
    M. Sauer (2003): Issues in concept development for embedded wireless SoCs. GI/ITG FG AH-Zielplan-Workshop. Frankfurt /Main, Germany.Google Scholar
  92. [92]
    A. Wiesler, F. Jondral (2002): A software radio for second and third generation mobile systems. IEEE Trans. on Vehicular Technology. 51,(4), July.Google Scholar
  93. [93]
    N. Petkov (1992): Systolic parallel processing. North-Holland.Google Scholar
  94. [94]
    M. Foster, H. Kung (1980): Design of special-purpose VLSI chips: Example and opinions. ISCA.Google Scholar
  95. [95]
    H. T. Kung (1982): Why systolic architectures? IEEE Computer 15(1), 37–46Google Scholar
  96. [96]
    http://directreadout.gsfc.nasa.govGoogle Scholar
  97. [97]
    U. Nageldinger et al. (2000): Generation of design suggestions for coarsegrain reconfigurable architectures FPL 2000.Google Scholar
  98. [98]
    U. Nageldinger (2001): Coarse-grained Reconfigurable Architectures Design Space exploration Dissertation,-downloadable from [99]Google Scholar
  99. [99] Scholar
  100. [100]
    J. Frigo et al. (2001): Evaluation of the streams-C C-to-FPGA compiler: An applications perspective. FPGA.Google Scholar
  101. [101]
    T.J. Callahan: Instruction-level parallelism for reconfigurable computing. FPL’98Google Scholar
  102. [102]
    E. Caspi et al. (2000): Extended version of: Stream computations organized for reconfigurable execution (SCORE). FPL’2000.Google Scholar
  103. [103]
    T. Callahan (2000): Adapting software pipelining for reconfigurable computing. CASESGoogle Scholar
  104. [104]
    H. Kwok-Hay So, BEE (2000): A Reconfigurable Emulation Engine for Digital Signal Processing Hardware M.S. thesis, UC Berkeley.Google Scholar
  105. [105]
    C. Chang, K. Kuusilinna, R. Broderson (2002): The biggascale emulation engine. FPGA.Google Scholar
  106. [106]
    B. Mei et al. (2003): Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling. DATE 2003.Google Scholar
  107. [107]
    M. Herz et al. (invited paper) (2002): Memory organization for data-stream-based reconfigurable computing ICECS.Google Scholar
  108. [108]
    M. Herz et al. (1997): A novel sequencer hardware for application specific computing. Proc. ASAP.Google Scholar
  109. [109]
    H. Reinig et al. (1995): Novel sequencer hardware for high-speed signal processing. Proc. Design Methodologies for Microelectronics, Smolenice, Slovakia.Google Scholar
  110. [110]
    M. Herz (2001): High Performance Memory Communication Architectures for Coarse-grained Reconfigurable Computing Systems Ph.D. thesis, Kaiserslautern-downloadable from: [111]Google Scholar
  111. [111] Scholar
  112. [112]
    F. Catthoor et al. (2002): Data access and storage management for embedded programmable processors. Kluwer.Google Scholar
  113. [113]
    F. Catthoor et al. (1998): Custom memory management methodology exploration of memory organization for embedded multimedia systems design. Kluwer.Google Scholar
  114. [114]
    M. Weber et al. (1988): MOM-map oriented machine. In (E. Chiricozzi, A. D’Amico (ed.) Parallel Processing and Applications. North-Holland.Google Scholar
  115. [115]
    A. Hirschbiel et al. (1987): A flexible architecture for image processing. Microprocessing and Microprogramming. 21, 65–72.Google Scholar
  116. [116]
    A. Ast et al. (1994): Data-procedural languages for FPL-based machines. FPL’94.Google Scholar
  117. [117]
    E. Mirsky and A. DeHon (1996): MATRIX: A reconfigurable computing architecture with configurable instruction distribution and deployable resources. Proc. IEEE FCCM’96. April 17–19 Napa, CA, USA.Google Scholar
  118. [118]
    E. Waingold et al. (1997): Baring it all to software: RAW machines. IEEE Computer. 86–93.Google Scholar
  119. [119]
    J. Becker et al. (2000): Architecture and application of a dynamically reconfigurable hardware array for future mobile communication systems. Proc. FCCM’00. April 17–19, Napa, CA, USA.Google Scholar
  120. [120]
    C. Ebeling et al. (1996): RaPiD: Reconfigurable pipelined datapath. Proc. FPL’96.Google Scholar
  121. [121]
    S. C. Goldstein et al. (1999): PipeRench: A coprocessor for streaming multimedia acceleration. Proc. ISCA’99, May 2–4 Atlanta.Google Scholar
  122. [122]
    D. Chen and J. Rabaey (1990): PADDI: Programmable arithmetic devices for digital signal processing. VLSI Signal Processing IV, IEEE Press.Google Scholar
  123. [123]
    D. C. Chen and J. M. Rabaey (1992): A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths. IEEE J. Solid-State Circuits. 27(12).Google Scholar
  124. [124]
    A. K. W. Yeung and J. M. Rabaey (1993): A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms. Proc. HICSS-26. Jan. Kauai, Hawaii.Google Scholar
  125. [125]
    N. Tredennick (1995): Technology and business: Forces driving microprocessor evolution. Dec. Proc. IEEE.Google Scholar
  126. [126]
    J. Becker et al. (1998): Parallelization in co-compilation for configurable accelerators. Proc. ASP-DAC’98.Google Scholar
  127. [127]
    J. Becker (1997): A partitioning compiler for computers with Xputer-based Accelerators Ph.D. Dissertation, University of Kaiserslautern. downloadable from [128].Google Scholar
  128. [128] Scholar
  129. [129]
    L. Lamport (1974): The parallel execution of Do-loops. C. ACM 17,2, Feb.Google Scholar
  130. [130]
    D. Loveman (1977): Program improvement by source-to-source transformation. J. ACM 24,1.Google Scholar
  131. [131]
    W. Abu-Sufah, D. Kuck, and D. Lawrie (1981): On the performance enhancement of paging systems through program analysis and transformations. IEEE-Trans. C-30(5).Google Scholar
  132. [132]
    U. Banerjee (1979): Speed-up of ordinary programs; Ph.D. Thesis, University of Illinois at Urbana-Champaign, Oct. DCS Report No. UIUCDCS-R-79-989.Google Scholar
  133. [133]
    J. Allen, K. Kennedy (1984): Automatic loop interchange. Proc. ACM SIG-PLAN’84, Symp. on Compiler Construction, Montreal, Canada, SIGPLAN Notices June 19, 6.Google Scholar
  134. [134]
    J. Becker and K. Schmid (1998): Automatic parallelism exploitation for FPL-based accelerators. Hawaii Int’l. Conf. on System Sciences (HICSS’98), Big Island, Hawaii.Google Scholar
  135. [135] Scholar
  136. [136]
    D. Knapp et al. (1991): The ADAM design planning engine. IEEE Trans CAD.Google Scholar
  137. [137]
    J. Lopez et al. (1992): Design assistance for CAD frameworks. Proc. EURODAC’92. Hamburg, Sept. 7–10, Germany.Google Scholar
  138. [138]
    L. Guerra et al. (1998): A methodology for guided behavioral level optimization. Proc. DAC’98, June 15–19, San Francisco.Google Scholar
  139. [139]
    C. A. Moritz et al. (1999): Hot Pages: software caching for RAW microprocessors. MIT. LCS-TM-599, Aug. Cambridge, MA.Google Scholar
  140. [140]
    P.-A. Hsiung et al. (1999): PSM: An object-oriented synthesis approach to multiprocessor design. IEEE Trans VLSI Systems 4/1. March.Google Scholar
  141. [141]
    J. Kin et al. (1999): Power efficient media processor design space exploration. Proc. DAC’99. June 21–25, New Orleans, Scholar
  142. [142]
    K. Schmidt et al. (1990): A novel ASIC design approach based on a new machine paradigm. J. SSC-invited reprint from Proc. ESSCIRC.Google Scholar
  143. [143]
    W. Nebel et al. (1984): PISA, a CAD package and special hardware for pixel-oriented layout analysis. ICCAD.Google Scholar
  144. [144]
    R. Hartenstein et al. (1990): A novel paradigm of parallel computation and its use to implement simple high performance hardware. Future Generation Computer Systems 791/92,-invited reprint fr. Proc. InfoJapan’90 (Int’l Conf. Commemorating the 30th Anniversary Computer Society of Japan), Tokyo, Japan.Google Scholar
  145. [145]
    C. Chang et al. (2001): The biggascale emulation engine (Bee). summer retreat UC Berkeley.Google Scholar
  146. [146]
    D. Gajski et al. (1982): A second opinion on dataflow machines. Computer, Feb.Google Scholar
  147. [147]
    J. Backus (1978): Can programming be liberated from the von Neumann style? A functional style and its algebra of programs. Communications of the ACM, August, 20(8), 613–641.MathSciNetGoogle Scholar
  148. [148]
    J. Rabaey (keynote) (2000): Silicon Platforms for the Next Generation Wireless Systems. Proc. FPL.Google Scholar
  149. [149]
    G. Koch et al. (1975): The universal bus considered harmful. Proc. 1st EUROMICRO Symposium on the microarchitecture of computing systems. Nice, France, North Holland.Google Scholar
  150. [150]
    J. Dongarra, I. Foster, G. Fox, W. Gropp, K. Kennedy, L. Torczon, and A. White (ed.) (2002): The sourcebook of parallel computing. Morgan Kaufmann.Google Scholar
  151. [151]
    Arvind et al. (1983): A Critique of Multiprocessing the von Neumann Style. Proc. ISCA.Google Scholar
  152. [152]
    G. Bell (keynote) (2000): All the chips outside. The architecture challenge. Proc. ISCA.Google Scholar
  153. [153]
    G. Amdahl (1967): Validity of the single processor approach to achieving large-scale computing capabilities. AFIPS Conference Proceedings. (30).Google Scholar
  154. [154]
    J. Hennessy (1999): ISCA25: Looking backward, looking forward. Proc. ISCA.Google Scholar
  155. [155] Scholar
  156. [156] Scholar
  157. [157] Scholar
  158. [158] Scholar
  159. [159] Scholar

Copyright information

© Springer Science+Business Media, Inc. 2006

Authors and Affiliations

  • Reiner Hartenstein
    • 1
  1. 1.TU KaiserslauternKaiserslautern

Personalised recommendations