Advertisement

Keywords

Intermediate Frequency Noise Figure Direct Conversion Voltage Control Oscillator Flicker Noise 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    C. Buff, “Radio Receivers—Past and Present,” Proc. of the I.R.E., vol. 50, pp. 884–891, May 1962.Google Scholar
  2. [2]
    W. O. Swinyard, “The Development of the Art of Radio Receiving from the early 1920’s to the Present,” Proc. of the I.R.E., vol. 50, pp. 793–798, May 1962.Google Scholar
  3. [3]
    E. H. Armstrong, “Some Recent Developments of Regenerative Circuits,” Proc. of the I.R.E., vol. 10, pp. 244–260, August 1922.Google Scholar
  4. [4]
    E. H. Armstrong, “The Super-Heterodyne—Its Origin, Development, and Some Recent Improvements,” Proc. of the I.R.E., vol. 12, pp. 539–552, October 1924.Google Scholar
  5. [5]
    A. A. Abidi, “Low-Power Radio-Frequency IC’s for Portable Communications,” Proc. of the IEEE, vol. 83, pp. 544–569, April 1995.Google Scholar
  6. [6]
    P. Favre, N. Joehl, A. Vouilloz, P. Deval, C. Dehollain, M. J. Declercq, “A 2-V 600-μA 1-GHz BiCMOS Super-Regenerative Receiver for ISM Applications,” IEEE J. Solid-State Circuits, vol. 33, pp. 2186–2196, December 1998.Google Scholar
  7. [7]
    M. D. McDonald, “A 2.5GHz BiCMOS Image-Reject Front-End,” in ISSCC Digest of Technical Papers, pp. 144–145, February 1993.Google Scholar
  8. [8]
    K. L. Fong, R. G. Meyer, “Monolithic RF Active Mixer Design,” IEEE Trans. on Circuits and Syst.—II: Analog and Digital Signal Processing, vol. 46, pp. 231–239, March 1999.Google Scholar
  9. [9]
    B. Razavi, RF Microelectronics, Upper Saddle River, NJ: Prentice-Hall, 1998.Google Scholar
  10. [10]
    J. Sevenhans, D. Rabaey, “The Challenges for Analogue Circuit Design in Mobile Radio VLSI Chips,” Microwave Engineering Europe, pp. 53–59, May 1993.Google Scholar
  11. [11]
    T. D. Stetzler, I. G. Post, J. H. Havens, M. Koyama, “A 2.7–4.5 V Single Chip GSM Tranceiver RF Integrated Circuit,” IEEE J. Solid-State Circuits, vol. 30, pp. 1421–1429, December 1995.Google Scholar
  12. [12]
    C. Marshall, F. Behbahani, W. Birth, A. Fotowat, T. Fuchs, R. Gaethke, E. Helmerl, S. Lee, P. Moore, S. Navid, E. Saur, “A 2.7V GSM Tranceiver ICs with On-Chip Filtering,” in ISSCC Digest of Technical Papers, pp. 148–149, February 1995.Google Scholar
  13. [13]
    T. Yamawaki, M. Kokubo, K. Irie, H. Matsui, K. Hori, T. Endou, H. Hagisawa, T. Furuya, Y. Shimizu, M. Katagishi, J. R. Hildersley, “A 2.7-V GSM RF Tranceiver IC,” IEEE J. Solid-State Circuits, vol. 32, pp. 2089–2096, December 1997.Google Scholar
  14. [14]
    P. Orsatti, F. Piazza, Q. Huang, “A 20-mA-Receive, 55-mA-Transmit, Single-Chip GSM Tranceiver in CMOS,” IEEE J. Solid-State Circuits, vol. 34, pp. 1869–1880, December 1999.Google Scholar
  15. [15]
    S. Heinen, K. Hadjizada, U. Matter, W. Geppert, V. Thomas, S. Weber, S. Beyer, J. Fenk, E. Matschke, “A 2.7V 2.5GHz Bipolar Chipset for Digital Wireless Communication,” in ISSCC Digest of Technical Papers, pp. 306–307, February 1997.Google Scholar
  16. [16]
    M. Bopp, M. Alles, M. Arens, D. Eichel, S. Gerlach, R. Götzfried, F. Gruson, M. Kocks, G. Krimmer, R. Reimann, B. Roos, M. Siegle, J. Zieschang, “A DECT Transceiver Chip Set Using SiGe Technology,” in ISSCC Digest of Technical Papers, pp. 68–69, February 1999.Google Scholar
  17. [17]
    S. Atkinson, A. Shah, J. Strange, “A Single Chip Radio Transceiver for DECT,” in Proceedings of the IEEE Int. Symp. on Personal, Indoor and Mobile Radio Communications, vol. 3, pp. 840–843, September 1997.Google Scholar
  18. [18]
    A. Hanke, K. Hadjizada, S. Heinen, G. L. Puma, W. Geppert, “A 2.7V Image Reject Receiver for DECT,” in Proceedings of the IEEE Radio Frequency Integrated Circuits Symposium, pp. 93–96, June 1998.Google Scholar
  19. [19]
    J. Durec, “An Integrated Silicon Bipolar Receiver Subsystem for 900-MHz ISM Band Applications,” IEEE J. Solid-State Circuits, vol. 33, pp. 1352–1372, September 1998.Google Scholar
  20. [20]
    P. Katzin, A. P. Brokaw, G. Dawe, B. Gilbert, L. Lynn, J. M. Mourant, “A 900 MHz Image-Reject Transceiver Si Bipolar IC,” in Proceedings of the IEEE Radio Frequency Integrated Circuits Symposium, pp. 97–100, June 1998.Google Scholar
  21. [21]
    F. Piazza, Q. Huang, “A 1.57-GHz RF Front-End for Triple Conversion GPS Receiver,” IEEE J. Solid-State Circuits, vol. 33, pp. 202–209, February 1998.Google Scholar
  22. [22]
    F. Piazza, Q. Huang, “A 170 MHz RF Front-End for ERMES Pager Applications,” IEEE J. Solid-State Circuits, vol. 30, pp. 1430–1437, December 1995.Google Scholar
  23. [23]
    R. G. Meyer, W. D. Mack, J. J. E. M. Hageraats, “A 2.5-GHz BiCMOS Transceiver for Wireless LAN’s,” IEEE J. Solid-State Circuits, vol. 32, pp. 2097–2104, December 1997.Google Scholar
  24. [24]
    J. A. Macedo, M. A. Copeland, “A 1.9-GHz Silicon Receiver with Monolithic Image Filtering,” IEEE J. Solid-State Circuits, vol. 33, pp. 378–386, March 1998.Google Scholar
  25. [25]
    D. G. Tucker, “The History of the Homodyne and Synchrodyne,” J. of British Inst. of Radio Engineers, vol. 14, pp. 143–154, April 1954.Google Scholar
  26. [26]
    A. A. Abidi, “Direct-Conversion Radio Tranceivers for Digital Communications,” IEEE J. Solid-State Circuits, vol. 30, pp. 1399–1410, December 1995.Google Scholar
  27. [27]
    B. Razavi, “Design Considerations for Direct-Conversion Receivers,” IEEE Trans. on Circuits and Syst.—II: Analog and Digital Signal Processing, vol. 44, pp. 428–435, June 1997.Google Scholar
  28. [28]
    J. Crols, M. S. J. Steyaert, “Low-IF Topologies for High-Performance Analog Front Ends of Fully Integrated Receivers,” IEEE Trans. on Circuits and Syst.—II: Analog and Digital Signal Processing, vol. 45, pp. 269–282, March 1998.Google Scholar
  29. [29]
    J. Crols, M. Steyaert, CMOS Wireless Transceiver Design, Boston, Dordrecht, London: Kluwer, 1997.Google Scholar
  30. [30]
    M. J. Gingell, “Single Sideband Modulation Using Sequence Asymmetric Polyphase Networks,” Electrical Communication, vol. 48, pp. 21–25, 1973.Google Scholar
  31. [31]
    J. Crols, M. S. J. Steyaert, “A Single-Chip 900 MHz CMOS Receiver Front-End with a High Performance Low-IF Topology,” IEEE J. Solid-State Circuits, vol. 30, pp. 1483–1492, December 1995.Google Scholar
  32. [32]
    J. M. Páez-Borallo, F. J. Casajús Quirós, “Self Adjusting Digital Image Rejection Receiver for Mobile Communications,” in Proceedings of the IEEE Vehicular Technology Conference, vol. 2, pp. 686–690, May 1997.Google Scholar
  33. [33]
    J. P. F. Glas, “Digital I/Q Imbalance Compensation in a Low-IF Receiver,” in Proceedings of the IEEE Global Telecommunications Conference, vol. 3, pp. 1461–1466, November 1998.Google Scholar
  34. [34]
    L. Yu, W. M. Snelgrove, “A Novel Adaptive Mismatch Cancellation System for Quadrature IF Radio Receivers,” IEEE Trans. on Circuits and Syst.—II: Analog and Digital Signal Processing, vol. 46, pp. 789–801, June 1999.Google Scholar
  35. [35]
    M. Banu, H. Wang, M. Seidel, M. Tarsio, W. Fischer, J. Glas, A. Dec, V. Boccuzzi, “A BiCMOS Double-Low-IF Receiver for GSM,” in Proceedings of the IEEE Custom Integrated Circuits Conf., pp. 521–524, May 1997.Google Scholar
  36. [36]
    V. Boccuzzi, J. Glas, “Testing the Double Low-IF Receiver Architecture,” in Proceedings of the IEEE Int. Symp. on Personal, Indoor and Mobile Radio Communications, vol. 1, pp. 370–374, September 1998.Google Scholar
  37. [37]
    T. Okanobu, D. Yamazaki, C. Nishi, “A New Radio Receiver System for Personal Communications,” IEEE Trans, on Consumer Electronics, vol. 41, pp. 795–803, August 1995.Google Scholar
  38. [38]
    M. Steyaert, M. Borremans, J. Janssens, B. D. Muer, N. Itoh, J. Craninckx, J. Crols, E. Morifuji, H. S. Momose, W. Sansen, “A Single-Chip CMOS Tranceiver for DCS-1800 Wireless Communications,” in ISSCC Digest of Technical Papers, pp. 48–49, February 1998.Google Scholar
  39. [39]
    M. Steyaert, J. Janssens, B. D. Muer, M. Borremans, N. Itoh, “A 2V CMOS Cellular Transceiver Front-End,” in ISSCC Digest of Technical Papers, pp. 142–143, February 2000.Google Scholar
  40. [40]
    D. K. Schaeffer, A. R. Shahani, S. S. Mohan, H. Samavati, H. R. Rategh, M. d. M. Hershenson, M. Xu, C. P. Yue, D. J. Eddleman, T. H. Lee, “A 115-mW, 0.5-μ CMOS GPS Receiver with Wide Dynamic-Range Active Filters,” IEEE J. Solid-State Circuits, vol. 33, pp. 2219–2231, December 1998.Google Scholar
  41. [41]
    P. R. Gray, R. G. Meyer, “Future Directions in Silicon ICs for RF Personal Communications,” in Proceedings of the IEEE Custom Integrated Circuits Conf., pp. 83–90, May 1995.Google Scholar
  42. [42]
    U. Bolliger, W. Vollenweider, “Some Experiments on Direct-Conversion Receivers,” in Proc. of the EEE 5th International Conference on Radio Receivers and Associated Systems, pp. 40–44, July 1990.Google Scholar
  43. [43]
    S. A. Sanielevici, K. R. Cioffi, B. Ahrari, P. S. Stephenson, D. L. Skoglund, M. Zargari, “A 900-MHz Transceiver Chipset for Two-Way Paging Applications,” IEEE J. Solid-State Circuits, vol. 33, pp. 2160–2168, December 1998.Google Scholar
  44. [44]
    J. C. Rudell, J.-J. Ou, T. B. Cho, G. Chien, F. Brianti, J. A. Weldon, P. R. Gray, “A 1.9-GHz Wide-Band IF Double Conversion CMOS Receiver for Cordless Telephone Applications,” IEEE J. Solid-State Circuits, vol. 32, pp. 2071–2088, December 1997.Google Scholar
  45. [45]
    S. Wu, B. Razavi, “A 900-MHz/1.8-GHz CMOS Receiver for Dual-Band Applications,” IEEE J. Solid-State Circuits, vol. 33, pp. 2178–2185, December 1998.Google Scholar
  46. [46]
    H. Darabi, A. A. Abidi, “An Ultralow Power Single-Chip CMOS 900 MHz Receiver for Wireless Paging,” in Proceedings of the IEEE Custom Integrated Circuits Conf., pp. 213–216, May 1999.Google Scholar
  47. [47]
    F. Behbahani, J. Leete, W. Tan, Y. Kishigami, A. Karim-Sanjaani, A. Roithmeier, K. Hoshino, A. Abidi, “An Adaptive 2.4GHz Low-IF Receiver in 0.6μm CMOS for Wideband Wireless LAN,” in ISSCC Digest of Technical Papers, pp. 146–147, February 2000.Google Scholar
  48. [48]
    C. Moreland, M. Elliot, F. Murden, J. Young, M. Hensley, R. Stop, “A 14b 100MSample/s 3-Stage A/D Converter,” in ISSCC Digest of Technical Papers, pp. 34–35, February 2000.Google Scholar
  49. [49]
    R. Jewett, K. Poulton, K.-C. Hsieh, J. Doernberg, “A 12b 128MSample/s ADC with 0.05LSB DNL,” in ISSCC Digest of Technical Papers, pp. 138–139, February 1997.Google Scholar
  50. [50]
    K. Y. Kim, N. Kusayanagi, A. A. Abidi, “A 10-bit, 100MS/s CMOS A/D Converter”, IEEE J. Solid-State Circuits, vol. 32, pp. 302–311, March 1997.Google Scholar
  51. [51]
    A. Hairapetian, “An 81-MHz IF Receiver in CMOS,” IEEE J. Solid-State Circuits, vol. 31, pp. 1981–1986, December 1996.Google Scholar
  52. [52]
    R. Maurino, P. Mole, “A 200MHz IF, 11 Bit, 4th Order Band-Pass ΔΣ ADC in SiGe,” in Proceedings of the European Solid-State Circuits Conf., pp. 74–77, September 1999.Google Scholar
  53. [53]
    S. Bazarjani, S. Younis, J. Goldblatt, D. Butterfield, G. McAllister, S. Ciccarelli, “An 85 MHz IF Bandpass Sigma-Delta Modulator for CDMA Receivers,” in Proceedings of the European Solid-State Circuits Conf., pp. 266–269, September 1999.Google Scholar
  54. [54]
    G. Raghavan, J. F. Jensen, R. H. Halden, W. P. Posey, “A Bandpass ΔΣ Modulator with 92dB SNR and Center Frequency Continuously Programmable from 0 to 70 MHz,” in ISSCC Digest of Technical Papers, pp. 214–215, February 1997.Google Scholar
  55. [55]
    W. Gao, W. M. Snelgrove, “A 950-MHz IF Second-Order Integrated LC Bandpass Delta-Sigma Modulator,” IEEE J. Solid-State Circuits, vol. 33, pp. 723–732, May 1998.Google Scholar
  56. [56]
    P. A. Weisskopf, “Subharmonic Sampling of Microwave Signal Processing Requirements,” Microwave Journal, vol. 35, pp. 239–247, May 1992.Google Scholar
  57. [57]
    P. Y. Chang, A. Rofougaran, K. A. Ahmed, A. A. Abidi, “A Highly Linear 1-GHz CMOS Downconversion Mixer,” in Proceedings of the European Solid-State Circuits Conf., pp. 210–213, September 1993.Google Scholar
  58. [58]
    A. Pärssinen, R. Magoon, S. I. Long, V. Porra, “A 2-GHz Subharmonic Sampler for Signal Downconversion,” IEEE Trans. on Microwave Theory and Techniques, vol. 45, pp. 2344–2351, December 1997.Google Scholar
  59. [59]
    R. G. Vaughan, N. L. Scott, D. R. White, “The Theory of Bandpass Sampling,” IEEE Trans. on Signal Processing, vol. 39, pp. 1973–1984, September 1991.Google Scholar
  60. [60]
    D. H. Shen, C.-M. Hwang, B. B. Lusignan, B. A. Wooley, “A 900-MHz RF Front-End with Integrated Discrete-Time Filtering,” IEEE J. Solid-State Circuits, vol. 31, pp. 1945–1953, December 1996.Google Scholar
  61. [61]
    S. Sheng, L. Lynn, J. Peroulas, K. Stone, I. O’Donnell, R. Brodersen, “A Low-Power CMOS Chipset for Spread-Spectrum Communications,” in ISSCC Digest of Technical Papers, pp. 346–347, February 1996.Google Scholar
  62. [62]
    A. Brown, B. Wolt, “Digital L-Band Receiver Architecture with Direct RF Sampling,” in Proceedings of the IEEE Position Location and Navigation Symp., pp. 209–215, April 1994.Google Scholar
  63. [63]
    D. M. Akos, J. B. Y. Tsui, “Design and Implementation of a Direct Digitization GPS Receiver Front End,” IEEE Trans. on Microwave Theory and Techniques, vol. 44, pp. 2334–2339, December 1996.Google Scholar
  64. [64]
    A. Pärssinen, S. Lindfors, J. Ryynänen, S. I. Long, K. Halonen, “1.8 GHz CMOS LNA with On-Chip DC-Coupling for a Subsampling Direct Conversion Front-End,” in Proceedings of the IEEE International Symposium on Circuits and Systems, vol. 2, pp. 73–76, June 1998.Google Scholar
  65. [65]
    S. Lindfors, A. Pärssinen, J. Ryynänen, K. Halonen, “A Novel Technique for Noise Reduction in CMOS Subsamplers,” in Proceedings of the IEEE International Symposium on Circuits and Systems, vol. 1, pp. 257–260, June 1998.Google Scholar
  66. [66]
    W. Yu, B. H. Leung, “Noise Analysis for Sampling Mixer Using Stochastic Differential Equations,” IEEE Trans. on Circuits and Syst.—II: Analog and Digital Signal Processing, vol. 46, pp. 699–704, June 1999.Google Scholar
  67. [67]
    W. Yu, S. Sen, B. H. Leung, “Distortion Analysis of MOS Track-and-Hold Sampling Mixers Using Time-Varying Volterra Series,” IEEE Trans. on Circuits and Syst.—II: Analog and Digital Signal Processing, vol. 46, pp. 101–113, February 1999.Google Scholar
  68. [68]
    A. Namdar, B. H. Leung, “A 400-MHz, 12-bit, 18-mW, IF Digitizer with Mixer Inside a Sigma-Delta Modulator Loop,” IEEE J. Solid-State Circuits, vol. 34, pp. 1765–1776, December 1999.Google Scholar
  69. [69]
    M. Shinagawa, Y. Akazawa, T. Wakimoto, “Jitter Analysis of High-Speed Sampling Systems,” IEEE J. Solid-State Circuits, vol. 25, pp. 220–224, February 1990.Google Scholar
  70. [70]
    J.-E. Eklund, R. Arvidsson, “A Multiple Sampling, Single A/D Conversion Technique for I/Q Demodulation in CMOS,” IEEE J. Solid-State Circuits, vol. 31, pp. 1987–1994, December 1996.Google Scholar
  71. [71]
    D. T. S. Darwin, C. C. Ling, “A 200-MHz CMOS I/Q Downconverter,” IEEE Trans. on Circuits and Syst.—II: Analog and Digital Signal Processing, vol. 46, pp. 808–810, June 1999.Google Scholar

Copyright information

© Kluwer Academic Publishers 2002

Personalised recommendations