Advertisement

Pipelined A/D Converters

  • Mikael Gustavsson
  • J. Jacob Wikner
  • Nianxiong Nick Tan
Chapter
Part of the The International Series in Engineering and Computer Science book series (SECS, volume 543)

Keywords

Digital Output Output Code Total Resolution Gain Error Digital Correction 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    S. H. Lewis, “Optimizing the Stage Resolution in Pipelined, Multistage, Analog-to-Digital Converters for Video-Rate Applications”, IEEE Trans. on Circuits and Systems-II, vol. 39, No. 8, pp. 516–23, Aug. 1992.CrossRefGoogle Scholar
  2. [2]
    S. H. Lewis and P. R. Gray, “A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter”, IEEE J. of Solid-State Circuits, vol. SC-22, No. 6, pp. 954–61, Dec. 1987.CrossRefGoogle Scholar
  3. [3]
    S. H. Lewis, R. Ramachandran and W. M. Snelgrove, “Indirect Testing of Digital-Correction Circuits in Analog-to-Digital Converters with Redundancy”, IEEE Trans. on Circuits and Systems-II, vol. 42, No. 7, pp. 437–45, July 1995.CrossRefGoogle Scholar
  4. [4]
    B. Ginetti, P. G. A. Jespers and A. Vandemeulebroecke, “A CMOS 13-b Cyclic RSD A/D Converter”, 1EEE J. of Solid-State Circuits, vol. 27, No. 7, p. 957–64, July 1992.CrossRefGoogle Scholar
  5. [5]
    H. S. Lee, D. A. Hodges and P. R. Gray, “A Self-Calibrating 15 Bit CMOS A/D Converter”, IEEE J. of Solid-State Circuits, vol. SC-19, No. 6, pp. 813–19, Dec. 1984.CrossRefGoogle Scholar
  6. [6]
    S. H. Lee and B. S. Song, “Digital-Domain Calibration of Multistep Analog-to-Digital Converters”, IEEE J. of Solid-State Circuits, vol. 27, No. 12, pp. 1679–88, Dec. 1992.CrossRefGoogle Scholar
  7. [7]
    E. G. Soenen and R. L. Geiger, “An Architecture and an Algorithm for Fully Digital Correction of Monolithic Pipelined ADC’s”, IEEE Trans. on Circuits and Systems-II, vol. 42, No. 3, pp. 143–53, March 1995.CrossRefGoogle Scholar
  8. [8]
    S. H Lee and B. S. Song, “Interstage Gain Proration Technique for Digital-Domain Muti-Step ADC Calibration”, IEEE Trans. on Circuits and Systems-II, vol. 41, No. 1, pp. 12–18, Jan. 1994.CrossRefGoogle Scholar
  9. [9]
    P. Rombouts and L. Weyten, “Comments on “Interstage Gain Proration Technique for Digital-Domain Muti-Step ADC Calibration””, IEEE Trans. on Circuits and Systems-II, vol. 46, No. 8, pp. 1114–1116, Aug. 1999.CrossRefGoogle Scholar
  10. [10]
    H. S. Lee “A 12-b 600 ks/s Digitally Self-Calibrated Pipelined Algorithmic ADC”, IEEE J. of Solid-State Circuits, vol. 29, No. 4, pp. 509–515, April 1994.CrossRefGoogle Scholar
  11. [11]
    A. N. Karanicolas, H. S. Lee and K. L. Bacrania, “A 15-b 1 Msample/s Digitally Self-Calibrated Pipeline ADC”, IEEE J. of Solid-State Circuits, vol. 28, No. 12, pp. 1207–15, Dec. 1993.CrossRefGoogle Scholar
  12. [12]
    U. K. Moon and B. S. Song, “Background Digital Calibration Techniques for Pipelined ADCs”, IEEE Trans. on Circuits and Systems-II, vol. 44, No. 2, pp. 102–9, Feb. 1997.CrossRefGoogle Scholar
  13. [13]
    T. H. Shu, B. S. Song and B. Bacrania “A 13-b 10-Msample/s ADC Digitally Calibrated with Oversampling Delta-Sigma Converter”, IEEE J. of Solid-State Circuits, vol. 30, No. 4, pp. 443–52, April 1995.CrossRefGoogle Scholar
  14. [14]
    J. M. Igino and B. A. Wooley “A Continuously Calibrated 12-b, 10/MS/s, 3.3-V A/D Converter”, IEEE J. of Solid-State Circuits, vol. 33, No. 12, pp. 1929–52, Dec. 1931.Google Scholar
  15. [15]
    B. S. Song, M. F. Tompsett and K. R. Lakshmikumar, “A 12-bit 1-Msample/s Capacitor Error-Averaging Pipelined A/D Converter”, IEEEJ. of Solid-Stale Circuits, vol. 23, No. 6, pp. 1324–33, Dec. 1988.CrossRefGoogle Scholar
  16. [16]
    P. C. Yu and H. S. Lee, “A 2.5-V, 12-b, 5-Msample/s Pipelined CMOS ADC”, IEEEJ. of Solid-State Circuits, vol. 31, No. 12, p. 1854–61, Dec. 1996.CrossRefGoogle Scholar
  17. [17]
    L. A. Williams, III and B. A. Wooley “A Third-Order Sigma-Delta Modulator with Extended Dynamic Range”, IEEEJ. of Solid-State Circuits, vol. 29, No. 3, pp. 193–202, Mar. 1994.CrossRefGoogle Scholar
  18. [18]
    J. Goes, J. C. Vital and J. E. Franca, “Systematic Design for Optimazation of High-Speed Self-calibrated Pipelined A/D Converters”, IEEE Trans. on Circuits and Systems-II, vol. 45, No. 12, pp. 1513–26, Dec. 1998.CrossRefGoogle Scholar

Copyright information

© Kluwer Academic Publishers 2002

Authors and Affiliations

  • Mikael Gustavsson
  • J. Jacob Wikner
  • Nianxiong Nick Tan

There are no affiliations available

Personalised recommendations