Advertisement

Overview of D/A Converter Architectures

  • Mikael Gustavsson
  • J. Jacob Wikner
  • Nianxiong Nick Tan
Chapter
Part of the The International Series in Engineering and Computer Science book series (SECS, volume 543)

Summary

In this chapter we have presented some of the basic DAC architectures that are suitable for high-speed and high-resolution applications. We have also outlined some possible techniques for implementation, such as the charge-redistribution, current-steering, etc. As a guidance, we have summarized a number of reported performances of DACs that are suitable for higher-speed applications in an overviewing figure and table.

Keywords

Matching Error Switch Capacitor Interpolation Filter Noise Shaping Analog Integrate Circuit 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    D. A. Johns and K. Martin, Analog Integrated Circuit Design, John Wiley & Sons, New York, NY, USA, 1997, 0-471-14448-7zbMATHGoogle Scholar
  2. [2]
    R.J. van de Plassche, Integrated Analog-to-Digital and Dighal-to-Analog Conveners, Kluwer Academic Publishers, Boston, MA, USA, 1994, 0-7923-9436-4CrossRefGoogle Scholar
  3. [3]
    Analog Devices, Data Sheet, AD9774, Interpolating DAC, 1999.Google Scholar
  4. [4]
    L. Maliniak, “CMOS Data Converters Usher In High Performance At Low Cost,” Electronic Design, pp. 69–70, 72, 74, 76, Feb., 1998.Google Scholar
  5. [5]
    A. Bindra. “Wideband DAC Fosters Multicarrier, Multimode Transmission,” Electronic Design, pp. 37–8, 40, June 1999.Google Scholar
  6. [6]
    N. Tan, E. Cijvat, and H. Tenhunen, “Design and implementation of high-performance CMOS D/A converter,” in Proc. of the IEEE 1997 International Symposium on Circuits and Systems, ISCAS’97, Hong Kong, June, 1997.Google Scholar
  7. [7]
    C.A.A. Bastiaansen, D. Wouter, J. Groenewald, H.J. Schouwenaars, and H.A.H. Termeer, “A 10-b 40-MHz 0.8-mm CMOS Current-Output D/A Converter,” IEEE Journal of Solid-Stale Circuits, vol. 26, no. 7, pp 917–21, July 1991CrossRefGoogle Scholar
  8. [8]
    J. Bastos, M. Steyaert, A. Pergoot, and W. Sansen, “Mismatch characterization of submicron MOS transistors,” Analog Integrated Circuits and Signal Processing, vol. 12, no. 2, pp. 95–106, Feb. 1997CrossRefGoogle Scholar
  9. [9]
    M.J.M Pelgrom, A.C.J. Duinmaijer, and A.P.G. Welbers, “Matching Properties of MOS Transistors,” IEEE Journal of Solid-State Circuits, vol. 24, no. 5, pp. 1433–9, Oct. 1989CrossRefGoogle Scholar
  10. [10]
    A. Biman and D.G. Nairn, “Trimming of current mode DACs by adjusting Vťin Proc. of the IEEE 1996 International symposium on Circuits and Systems, 1SCAS’96, Atlanta, GA, U.S.A., June, 1996.Google Scholar
  11. [11]
    P. E. de Haan, S. van den Elshout, E. A. M. Klumperink, and K. Bult, “Analysis of a current mode MOST-only D-A converter,”, in Proc. of the 1994 European Solid-State Circuits Conference, ESSCIRC’94, Gif-sur-Yvette, France, 1994. p. 188–91Google Scholar
  12. [12]
    N. Tan, “Design and Implementation of a High-Speed Bipolar DAC,” in Proc. of the IEEE 1997 International Solid-State Circuits Conference, ISSCC’97, San Fransico, CA, U.S.A., June, 1997Google Scholar
  13. [13]
    C.H. Lin and K. Bult, “A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1998, p. 1948–58.CrossRefGoogle Scholar
  14. [14]
    M.J.M. Pelgrom and M. Roorda, “An algorithmic 15-bit CMOS digital-to-analog converter,” IEEE Journal of Solid-State Circuits, vol. 23, No. 6; Dec. 1988, p. 1402–5CrossRefGoogle Scholar
  15. [15]
    P. Riffaud-Desgreys, E. Gamier, Ph. Roux, and Ph. Marchegay, “New structure of algorithmic DAC in switched current technique,” in Proc. of 3rd international conference on Advanced A/D and D/A Conversion Techniques and their Applications, Glasgow, Scotland, 26–28 July, 1999, pp. 111–4Google Scholar
  16. [16]
    H. Träff, T. Holmberg, and S. Eriksson, “Application of Switched Current Technique to Algorithmic DA-and AD-Converters,” In Proc. of IEEE International Symposium on Circuits and Systems, ISCAS’91, June 1991, pp. 1549–52Google Scholar
  17. [17]
    R. Unbehauen and A. Cichocki, MOS switched-capacitor and continuous-time integrated circuits and systems, Springer-Verlag 1989.Google Scholar
  18. [18]
    J.C. Candy and G. C. Temes, Oversampling Delta-Sigma Data Converters, IEEE Press, New York, NY, USA, 1992, 0-87942-281-5Google Scholar
  19. [19]
    J.W. Kim, B.M. Min, J.S. Yoo, and S.W. Kim, “An Area-Efficient Sigma-Delta DAC with a Current-Mode Semidigital IFIR Reconstruction Filter,” in Proc. of the IEEE 1998 International Symposium on Circuits and Systems, ISCAS’98, Monterey, CA, USA, May 31–June 3, 1998Google Scholar
  20. [20]
    H. Lin, J. Barreiro da Silva, B. Zhang, and R. Schreier, “Multi-Bit DAC with Noise-Shaped Element Mismatch,” in Proc. of the IEEE 1996 International Symposium on Circuits and Systems, ISCAS’96, vol. 1, pp. 235–8, Atlanta, GA, USA, May 12–15, 1996Google Scholar
  21. [21]
    T. Ritoniemi, V. Eerola, T. Karema, and H. Tenhunen, “Oversampled A/D and D/A Converters for VLSI System Integration,” in Proc. of the 3rd Annual IEEE AS1C Seminar and Exhibit, pp. P8/7.1–12, New York, NY, USA, 1990Google Scholar
  22. [22]
    T. Ritoniemi, T. Karema, and H. Tenhunen, “Design of Stable High Order 1-bit Sigma-Delta Modulators,” in Proc. of the IEEE 1990 International Symp. on Circuits and Systems, ISCAS’90, Vol. 4, pp. 3267–70, New Orleans, LA, USA, May 1–3, 1990Google Scholar
  23. [23]
    D. K. Su and B. A. Wooley, “A CMOS oversampling D/A Converter with a Current-Mode Semi-Digital Reconstruction Filter,” in Proc. of the IEEE 1993 International Solid-State Circuits Conference, ISSCC’93, San Fransisco, CA, USA, 1993, pp. 230–1Google Scholar
  24. [24]
    N. J. Fliege, Multirate Digital Signal Processing: Multirate Systems, Filter Banks, Wavelets, John Wiley & Sons, Chichester, UK, 1994, 0-471-93976-5zbMATHGoogle Scholar
  25. [25]
    H. Johansson, Synthesis and Realization of High-Speed Recursive Digital Filters, Linkoping Studies in Science and Technology, Dissertation no. 534, 1998, 91-7219-207-0Google Scholar
  26. [26]
    S. Chu and C.S. Burrus, “Multirate Filter Design Using Comb Filters,” Transactions on Circuits and Systems I, vol.31, No. 11, Nov. 198, pp. 913–24.Google Scholar
  27. [27]
    S.-Y. Chin and C.-Y. Wu, “A 10-b 125-MHz CMOS Digital-to-Analog Converter (DAC) with Threshold-Voltage Compensated Current Sources,” IEEE Journal of Solid-state Circuits, vol. 29, no. 11, pp. 1374–80, Nov. 1994CrossRefGoogle Scholar
  28. [28]
    S. Boiocchi, S. Brigati, G. Caiulo, and F. Maloberti, “Self-Calibration in High Speed Current Steering CMOS D/A Converters,” in Proc. of the 2nd International Conferenece on ‘Advanced A-D and D-A Conversion Techniques and their Applications’, London, UK, 1994, pp. 148–52Google Scholar
  29. [29]
    A. Netterstrom, “Using Digital Pre-Distortion to Compensate for Analog Signal Processing Errors,” in Proc. of the IEEE 1990 International Radar Conference, pp. 243–8, Arlington, VA, USA, May 7–10, 1990Google Scholar
  30. [30]
    I. Galton, “Spectral Shaping of Circuit Errors in Digital-to-Analog Converters,” IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing, vol. 44, no. 10, pp. 808–17, Oct. 1997CrossRefGoogle Scholar
  31. [31]
    H.T. Jensen and I. Galton, “A Low-Complexity Dynamic Element Matching DAC for Direct Digital Synthesis,” Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 45, no. 1, pp. 13–27, Jan. 1998CrossRefGoogle Scholar
  32. [32]
    G. Stehr, F. Szidarovsky, and O.A. Paulusinski, and D. Andersson, “Performance Optimization of binary weighted current-steering D/A converters,” Applied Mathematics and Computation, to be published, 1999.Google Scholar
  33. [33]
    R.K. Henderson and O.J.A.P. Nys, “Dynamic element matching techniques with arbitrary noise shaping function,” in Proc. of the IEEE 1996 International Symposium on Circuits and Systems. Circuits and Systems, ISCAS’ 96, Atlanta, GA, U.S.A. 19%, Vol. 1, p.293–6Google Scholar
  34. [34]
    N.U. Andersson and J.J. Wikner, “A comparison of DEM techniques in current-steering DACs,” in Proc. of the 17th Norchip Conf., NORCHIP’99, Oslo, Norway, Nov. 7—8, 1999Google Scholar
  35. [35]
    I.H.H. Jorgensen and S.A. Tunheim, “A 10-bit l00MSamples/s BiCMOS D/A Converter, Analog Integrated Circuits and Signal Processing, vol. 12, pp. 15–28, 1997CrossRefGoogle Scholar
  36. [36]
    B.J. Tesch and J.C. Garcia, “A Low Glitch 14-b 100MHz D/A Converter,” Journal of Solid-State Circuits, vol. 32, no. 9, pp. 1465–9, Sept. 1997CrossRefGoogle Scholar
  37. [37]
    C. Toumazou, J.B. Hughes, and N.C. Battersby, Switched-Currents: An Analogue Technique for Digital Technology, IEE, Peter Peregrinus Ltd. 1993.Google Scholar
  38. [38]
    B.G. Henriques and J.E. Franca, “High-Speed D/A Conversion with Linear Phase sinx/x Compensation,” in Proc. of the IEEE 1993 International Symp. on Circuits and Systems, ISCAS’93, vol. 2, pp. 1204–7, Chicago, IL, USA, May 3-6, 1993Google Scholar
  39. [39]
    B.G. Henriques, K. Kananen, J.E. Franca, and J. Rapeli, “A 10 Bit Low-Power CMOS D/A Converter with On-Chip Gain Error Compensation,” in Proc. of the IEEE 1995 Custom Integrated Circuits Conference, C1CC’95, pp. 215–8, Santa Clara, CA, USA, May 1995Google Scholar
  40. [40]
    B. Leung, “BiCMOS Current Cell and Switch for Digital-to-Analog Converters”, IEEE Journal of Solid-State Circuits, vol. 28, no. 1, pp. 68–71, Jan. 1993CrossRefGoogle Scholar
  41. [41]
    K. Maio, S. I. Hayashi, M. Hotta, T. Watanabe, S. Ueda, and N. Yokozama, “A 500-MHz 8-bit D/A Converter,” IEEE Journal Solid-State Circuits, vol. 20, no. 6, pp. 1133–7, Dec. 1985CrossRefGoogle Scholar
  42. [42]
    Y. Nakamura, T. Miki, A. Maeda, H. Kondoh, and N. Yazawa, “A10-b 70-MS/s CMOS D/A Converter,” IEEE Journal of Solid-State Circuits, vol. 26, no. 4, pp.637–42, Apr.1991CrossRefGoogle Scholar
  43. [43]
    R.J. Romanczyk and B.H. Leung, “BiCMOS Circuits for High Speed Current Mode D/A Converters,” IEEE Journal of Solid-State Circuits, vol. 30, no. 8, pp. 923–34, Aug.1995CrossRefGoogle Scholar
  44. [44]
    N. Tan, “A 1.5-V 3-mW 10-bit 50 MS/s CMOS DAC with Low Distortion and Low Intermodulation in Standard Digital CMOS Process,” in Proc. of the IEEE 1997 Custom Integrated Circuits Conference, CICC’97, pp. 599–602, Santa Clara, CA, USA, May 1997Google Scholar
  45. [45]
    N. Tan and J.J. Wikner, “A CMOS Digital-to-Analog Converter Chipset for Telecommunication,” IEEE Magazine on Circuits and Devices, vol. 13, no. 5, pp. 11–16, Sept. 1998CrossRefGoogle Scholar
  46. [46]
    X. Xu, G. C. Temes, and R. Schreier, “The Implementation of Dual-Truncation Sigma Delta D/A Converters,” in Proc. of the IEEE 1992 International Symposium on Circuits and Systems, ISCAS’92, vol. 2, pp. 597–600, San Diego, CA, USA, May 1992Google Scholar
  47. [47]
    P. Ju, K. Suyama, P. Ferguson Jr., and W. Lee, “A Highly Linear Switched-Capacitor DAC for Multi-Bit Sigma-Delta D/A Applications,” in Proc. of the 1995 IEEE International Symposium on Circuits and Systems, 1SCAS’95, vol. I, pp. 9–12, Seattle, WA, USA, April 29–May 3, 1995Google Scholar
  48. [48]
    H. Lin, J. Barreiro da Silva, B. Zhang, and R. Schreier, “Multi-Bit DAC with Noise-Shaped Element Mismatch,” in Proc. of the IEEE 1996 International Symposium on Circuits and Systems, ISCAS’96, vol. 1, pp. 235–8, Atlanta, GA, USA, May 12–15, 1996Google Scholar
  49. [49]
    R. W. Stewart and E. Pfann, “Oversampling and Sigma-Delta Strategies for Data Conversion,” Electronics & Communication Engineering Journal, vol. 10, no. 1, pp. 37–47, Feb. 1998CrossRefGoogle Scholar
  50. [50]
    J.M. Fournier and P. Senn, “A 130-MHz 8-b CMOS Video DAC for HDTV Applications,” Journal of Solid-State Circuits, vol. 26, no. 7, pp 1073–1076, July 1991CrossRefGoogle Scholar
  51. [51]
    A. Fraval and F. Dellľova, “A 10-bit70MHz 3.3V CMOS 0.5um D/A Converter for Video Applications,” Transactions on Consumer Electronics, vol. 41, no. 3, Aug. 1995, pp. 875–9CrossRefGoogle Scholar
  52. [52]
    D.A. Mercer, “TwoApproaches To Increasing Spurious Free Dynamic Range in High Speed DACs,” in Proc. of the IEEE 1993 Bipolar/BiCMOS Circuits and Technology Meeting, 1993, pp. 80–83.Google Scholar
  53. [53]
    D. Birru and E. Roza, “Video-Rate D/A Converter Using Reduced Rate Sigma-Delta Modulation,” in Proc. of the IEEE 1998 Custom Integrated Circuits Conference, CICC’98, 1998, pp. 241–4Google Scholar
  54. [54]
    B.J. Tesch, P.M. Pratt, K. Bacrania, and M. Sanchez, “A 14-b 125 MSPs Digital-to-Analog Converter and Bandgap VoltageReference in 0.5um CMOS,” in Proc. of the IEEE 1999 International Symposium on Circuits and Systems, ISCAS’99, Orlando, FL, U.S.A., June 1998, pp. 452–5Google Scholar
  55. [55]
    A. Van den Bosch, M. Borremans, J. Vandenbussche, G. Van der Plas, A. Marques, J. Bastos, M. Steyaert, G. Gielen, and W. Sansen, “A 12 bit 200 MHz Low Glitch CMOS D/A Converter,” in Proc. of the IEEE 1998 Custom Integrated Circuits Conference, CICC’98, San Fransisco, CA, 1998, pp. 249–52Google Scholar
  56. [56]
    A. Marques, J. Bastos, A. Van den Bosch, J. Vandenbussche, M. Steyaert, and W. Sansen, “A 12b Accuracy 300MSample/s Update Rate CMOS DAC,” in Proc. of the IEEE 1998 International Solid-State Circuits Conference, ISSCC’98, San Fransisco, CA, 1998, pp. 216–7, 440Google Scholar
  57. [57]
    J. Vandenbussche, G. Van der Plas, A. Van den Bosch, W. Daerns, G. Gielen, M. Steyaert, and W. Sansen, “A 14b 150MSample/s Update Rate Q2 Random Walk CMOS DAC,” in Proc. of the IEEE 1999 International Solid-State Circuits Conference, ISSCC’99, San Fransisco, CA, 1999.Google Scholar
  58. [58]
    C.G. Martinez and S. Simpkins, “A Monolithic 12-Bit Multiplying DAC for NTSC and HDTV Applications,” in Proc. of the IEEE 1989 Bipolar Circuits and Technology Meeting, 1989, pp. 52–5.Google Scholar
  59. [59]
    K. Falaksahi, C.-K. Ken Yang, and B.A. Wooley, “A 14-bit, 5-MHz Digital-to-Analog Converter Using Multi-bit Sigma-Delta Modulation,” in Proc. of the IEEE 1998 Symposium on VLSI Circuits, 1998, pp. 164–5.Google Scholar
  60. [60]
    Analog Devices, Data Sheet, AD9764, TxDAC series, 1999.Google Scholar

Copyright information

© Kluwer Academic Publishers 2002

Authors and Affiliations

  • Mikael Gustavsson
  • J. Jacob Wikner
  • Nianxiong Nick Tan

There are no affiliations available

Personalised recommendations