Advertisement

Overview of High-Speed A/D Converter Architectures

  • Mikael Gustavsson
  • J. Jacob Wikner
  • Nianxiong Nick Tan
Chapter
Part of the The International Series in Engineering and Computer Science book series (SECS, volume 543)

Keywords

High Sampling Rate High Signal Frequency IEEE Intern Digital Correction Clock Jitter 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    B. Razavi, “Design of Sample-and-Hold Amplifiers for High-Speed Low-Voltage A/D Converters”, IEEE 1997 Custom Integrated Circuits Conf., pp. 59–66, 1997.Google Scholar
  2. [2]
    M. Shinagawa, Y. Akazawa and T. W akimoto “Jitter Analysis of High-Speed Sampling Systems”, IEEE J. of Solid-Slate Circuits, vol. 25, no. 1, pp. 220–4, Feb. 1990.CrossRefGoogle Scholar
  3. [3]
    K. Y. Kim, N. Kusayanagi and A. A. Abidi “A 10-b, 100-MSs CMOS A / D Converter”, IEEE J. of Solid-State Circuits, vol. 32, no. 6, pp. 302–11, Dec. 1997.Google Scholar
  4. [4]
    K R. Laker and W. M. C. Sansen Design of Analog Integrated Circuits and Systems, McGraw-Hill, Inc. 1994.Google Scholar
  5. [5]
    Gray P. R. and Meyer R. G.: Analysis and Design of Analog Integrated Circuits, John Wiley & Sons, Inc. Third Edition, 1993.Google Scholar
  6. [6]
    R. J. van de Plassche, Integrated Analog-to-Digital and Digital-to-Analog Conveners, Kluwer Academic Publishers, Boston, MA, USA, 1994, 0-7923-9436-4.CrossRefGoogle Scholar
  7. [7]
    C. L. Portmann. and T. H. Y. Meng, “Power-Efficient Metastability Error Reduction in CMOS Flash A/ D Converter”, IEEE J. of Solid-State Circuits, vol. 31, no. 8, pp. 1133–40, Aug. 1996.CrossRefGoogle Scholar
  8. [8]
    B. Razavi, Principles of Data Conversion System Design, IEEE Press, 1995.Google Scholar
  9. [9]
    S. H. Lewis, “Optimizing the Stage Resolution in Pipelined, Multistage, Analog-to-Digital Converters for Video-Rate Applications”, IEEE Trans. on Circuits and Systems-11, vol. 39, no. 8, pp. 516–23, Aug. 1992.CrossRefGoogle Scholar
  10. [10]
    S. H. Lewis and P. R. Gray, “A Pipelined 5-Msamples 9-bit Analog-to-Digital Converter”, IEEE J. of Solid-State Circuits, vol. SC-22, no. 6, pp. 954–61, Dec. 1987.CrossRefGoogle Scholar
  11. [11]
    H. S. Lee, D. A. Hodges and P. R. Gray, “A Self-Calibrating 15 Bit CMOS A/ D Converter”, IEEE J. of Solid-State Circuits, vol. SC-19, no. 6, pp. 813–19, Dec. 1984.CrossRefGoogle Scholar
  12. [12]
    S. H. Lee and B. S. Song, “Digital-Domain Calibration of Multistep Analog-to-Digital Converters”, IEEE J. of Solid-State Circuits, vol. 27, no. 12, pp. 1679–88, Dec. 1992.CrossRefGoogle Scholar
  13. [13]
    G. S. Østrem, High-Speed Analog-to-Digital Conveners for Mixed Signal ASIC Applications, Ph.D. Dissertation, FYS.EL.-rapport 1996:38, Norwegian University of Science and Technology, 1996.Google Scholar
  14. [14]
    M. P. Flynn and D. J. Allstot, “CMOS Folding A/ D Converters with Current-Mode Interpolation”, IEEE J. of Solid State Circuits, vol. 31, no. 9, pp. 1248–57, Sept. 1996.CrossRefGoogle Scholar
  15. [15]
    P. Vorenkamp and R. Roovers, “A 12b 50MSamples Cascaded Folding and Interpolating ADC”, 1997 IEEE Intern. Solid-State Circuits Conf., pp. 134–5, 1997.Google Scholar
  16. [16]
    A. G. W. Venesand R. J. van de Plassche, “An 80-MHz, 80-mW, 8-b CMOS Folding A/ D Converter with Distributed Track-and-Hold Preprocessing”, IEEE J. of Solid-State Circuits, vol. 31 no. 12, p. 1846–53, Dec. 1996.CrossRefGoogle Scholar
  17. [17]
    N. Tan, Oversampling A/D Converters and Current-Mode Techniques, Ph.D Dissertation, Dept. Electrical Engineering, no. 360, Linköping University, 1994.Google Scholar
  18. [18]
    J. C. Candy and G. C. Temes, Oversampling Delta-Sigma Data Converters, IEEE Press, New York, NY, USA, 1992, 0-87942-281-5.Google Scholar
  19. [19]
    N. Tan, Switched-Current Design and Implementation of Oversampling A/DConverters, Kluwer Academic Publishers 1997.Google Scholar
  20. [20]
    T. L. Brooks, D. H. Robertson, D. F. Kelly, A. Del Muro and S. W. Harston, “A Cascaded Sigma-Delta Pipeline A/ D Converter with 1.25 MHz Signal Bandwidth and 89 dB SNR”, IEEE J. of Solid-State Circuits, vol. 32, no. 12, pp. 1896–1906, Dec. 1997.CrossRefGoogle Scholar
  21. [21]
    C. Hammerschmiedand Q. Huang,: “A MOSFET-Only, l0b,200k Samples A/D Converter Capable of 12b Untrimmed Linearity”, 1997 IEEE Intern. Solid-State Circuits Conf., pp. 132–3, 1997.Google Scholar
  22. [22]
    J-E. Eklund, A/D Conversion for Sensor Systems, Linköping Stu dies inScience and Technology, Dissertation no. 491, 1997.Google Scholar
  23. [23]
    P. E. Alien and D. R. Holberg CMOS Analog Circuit Design, Holt, Rinehart and Winston, Inc. 1987.Google Scholar
  24. [24]
    W. C. Black and D. A Hodghes “Time Interleaved Converter Arrays”, IEEE J. of Solid-State Circuits, vol. SC-15, no. 6, pp. 1022–29, Dec. 1980.CrossRefGoogle Scholar
  25. [25]
    K. Nagaraj, J. Fetterman, J. Anidjar, S. Lewis and R. G. Renninger “A 250-mW, 8-b, 52-Msampless Parallel-Pipelined A/ D Converter with Reduced Number of Amplifiers”, IEEE J. of Solid-State Circuits, vol. 32, no. 3, p.312–20, March 1997.CrossRefGoogle Scholar
  26. [26]
    Y.C. Jenq, “Digital Spectra of Nonuniformly Sampled Signals: Fundamentals and High-Speed Waveform Digitizers”, IEEE Trans. on Instrumentation and Measurement, vol. 37, no. 2, pp. 245–51, June 1988.CrossRefGoogle Scholar
  27. [27]
    A. Petraglia and S. K. Mitra, “Analysis of Mismatch Effects Among A / D Converters in a Time-Interleaved Waveform Digitizer”, IEEE Trans. on Instrumentation and Measurement, vol. 40, no. 5, pp. 831–5, Oct. 1991.CrossRefGoogle Scholar
  28. [28]
    J. Spalding, D. Dalton, “A 200M samples 6b flash ADC in 0.6 mu CMOS”, 1996 IEEE Intern. Solid-State Circuits Conf., pp.p.320–1, 1996.Google Scholar
  29. [29]
    Y. Nejime, M. Hotta and S. Ueda “An 8-b ADC with Over-Nyquist Input at 300-Ms/s Conversion Rate”, IEEE J. of Solid-Stale Circuits, vol. 26, no. 9, pp. 1302–8, Sept. 1991.CrossRefGoogle Scholar
  30. [30]
    M. J. M. Pelgrom, A. C. J. v. Rens, M. Vertregt and M. B. Dijkstra “A 25 MS/s 8-bit CMOS A/D Converter for Embedded Application”, IEEE J. of Solid-State Circuits, vol. 29, no. 8, pp. 879–86, Aug. 1994.CrossRefGoogle Scholar
  31. [31]
    C. W. Mangelsdorf “A 400-MHz Flash Converter with Error Correction” IEEE J. of Solid-State Circuits, vol. 25, no. 1, pp. 184–191, Feb. 1990.CrossRefGoogle Scholar
  32. [32]
    Y. Gendai, Y. Kamatsu, S. Hirase and M. Kawata, “An 8b 500 MHz ADC”, 1991 IEEE Intern. Solid-State Circuits Conference, pp. 172–3, 1991.Google Scholar
  33. [33]
    H. Reyhani and P. Quinlan “A 5 V, 6-b, 80 Ms/s Bi CMOS flash ADC”, IEEE J. of Solid-State Circuits, vol. 29, no. 8, pp. 873–8, Aug. 1994.CrossRefGoogle Scholar
  34. [34]
    B. Zojer, R. Petschacher and W. A. Luschnig, “A 6-bit/200-MHz Full Nyquist A/D Converter”, IEEE J. of Solid-State Circuits, vol. SC-20, no. 3, p.780–5, June 1985.CrossRefGoogle Scholar
  35. [35]
    B. Zojer, B. Astegher, H. Jessner and R. Petschacher “A 10b 75MHz Subranging A/D Converter”, 1990 IEEE Intern. Solid-State Circuits Conf., pp. 164–5, 1990.Google Scholar
  36. [36]
    F. Murden and R. Gosser, “12b 50MSample/s two-stage A/D converter”, IEEE Intern. Solid-State Circuits Conf., pp. 278–9, 1995.Google Scholar
  37. [37]
    M. Ishikawa and T. Tsukahara, “An 8-bit 50-MHz CMOS subranging A/D converter with pipelined wide-band S/H”, IEEE J. of Solid-State Circuits, vol. 24, no. 6, pp. 1485–91, Dec. 1989.CrossRefGoogle Scholar
  38. [38]
    M. Yotsuyanagi, H. Hasegawa, M. Yamaguchi, M. Ishida and K. Sone, “A 2 V 10 b 20 MSample/s Mixed-Mode Subranging CMOS A/D Converter”, 1995 IEEE Intern. Solid-State Circuits Conf., pp. 282–3, 1995.Google Scholar
  39. [39]
    R. Petschacher, B. Zojer, B. Astegher., H. Jessner and A. Lechner, “A 10-b 75-MSPS Subranging A/D Converter with Integrated Sample and Hold”, IEEE J. of Solid-State Circuits, vol. 25, no. 6, pp. 1339–46, Dec. 1990.CrossRefGoogle Scholar
  40. [40]
    K. Sone, Y. Nishida, N. Nakadai, “A 10-b l00Msample/s Pipelined Subranging BiCMOS ADC”, IEEE J. of Solid-State Circuits, vol. 28, no. 12, pp. 1180–6, Dec. 1993.CrossRefGoogle Scholar
  41. [41]
    W. T. Colleran and A. A. Abidi, “A 10-b 75-MHz Two-Stage Pipelined Bipolar A/D Converter”, IEEE J. of Solid-State Circuits, vol. 28, no. 12, pp. 1187–99, Dec. 1993.CrossRefGoogle Scholar
  42. [42]
    T. Miki, H. Kouno, T. Kumamoto, Y. Kinoshita, T. Igarashi and K. Okada, “A 10-b 50 MS/s 500-mW A/D Converter Using a Differential-Voltage Subconverter”, IEEE J. of Solid-State Circuits, vol. 29, no. 4, pp. 516–22, April 1994.CrossRefGoogle Scholar
  43. [43]
    P. Vorenkamp and J. P. M. Verdaasdonk, “A l0b 50MS/s Pipelined ADC”, 1992 IEEE Intern. Solid-State Circuits Conference, pp. 32–3, 1992.Google Scholar
  44. [44]
    R. Jewett, K. Poulton, K. C. Hsieh and J. Doernberg, “A 12b 128Msample/s ADC with 0.005LSB DNL”, 1997 IEEE Intern. Solid-State Circuits Conf., pp. 138–9, 1997.Google Scholar
  45. [45]
    S. Hosotani, T. Miki, A. Maeda and N. Yazawa, “An 8-bit 20-MS/s CMOS A/D Converter with 50-mW Power Consumption”, IEEE J. of Solid-State Circuits, vol. 25, no. 1, pp. 167–72, February 1990.CrossRefGoogle Scholar
  46. [46]
    B. Brandt and J. Lutsky “A 75mW l0b 20MSample/s CMOS Subranging ADC with 59dB SNDR”, 1999 IEEE Intern. Solid-State Circuits Conference, pp. 322–23, 1999.Google Scholar
  47. [47]
    H. van der Ploeg and R. Remmers “A 3.3V l0b 25MSamples/s Two-Step ADC in 0.35um CMOS”, 1999 IEEE Intern. Solid-State Circuits Conf, pp. 318–19, 1999.Google Scholar
  48. [48]
    M. P. Flynn and D. J. Allstot, “CMOS Folding A/D Converters with Current-Mode Interpolation”, IEEE J. of Solid State Circuits, vol. 31, no. 9, pp. 1248–57, Sept. 1996.CrossRefGoogle Scholar
  49. [49]
    Ø. Moldsvor and G. Østrem, “An 8-bit, 200 MSPS Folding and Interpolating ADC”, Norchip Conf., p. 97–105, 1996.Google Scholar
  50. [50]
    H. Kimura, A. Matsuzawa, T. Nakamura and S. Sawada, “A 10-b 300-MHz Interpolated-Parallel A/D Converter”, IEEE J. of Solid-State Circuits, vol. 28, no. 4, pp. 438–46, April 1993.CrossRefGoogle Scholar
  51. [51]
    A. G. W. Venes and R. J. van de Plassche, “An 80-MHz, 80-mW, 8-b CMOS Folding A/D Converter with DistributedTrach-and-Hold Preprocessing”, IEEE J. of Solid-Slate Circuits, vol. 31 no. 12, p. 1846–53, Dec. 1996.CrossRefGoogle Scholar
  52. [52]
    B. Nauta and A. G. W. Venes, “A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter”, IEEE J. of Solid-State Circuits, vol. 30, no. 12, p. 1302–8, Dec. 1995.CrossRefGoogle Scholar
  53. [53]
    J. van Valburg and R. J. van de Plassche, “An 8-b 650-MHz Folding ADC”, IEEE J. of Solid-Stale Circuits, vol. 26, no. 12, p. 1662–6, Dec. 1992.CrossRefGoogle Scholar
  54. [54]
    R. J. van de Plassche and P. Baltus, “An 8-b 100-MHz Full Nyquist Analog to Digital Converter”, IEEE J. of Solid-State Circuits, vol. 23, no. 6, pp. 1334–44, Dec. 1988.CrossRefGoogle Scholar
  55. [55]
    R. E. J. van de Grift, I. W. J. M. Rutten and M. van der Veen, “An 8-b Video ADC Incorporating Folding and Interpolation Techniques”, IEEE J. of Solid-Stale Circuits, vol. 22, no. 6, pp. 944–53, December 1987.CrossRefGoogle Scholar
  56. [56]
    K. Bult, A. Buchwald and J. Laslowski, “A 170mW l0b 50MSample/s CMOS ADC in 1mm2”, 1997 IEEE Intern. Solid-State Circuits Conf., pp. 136–7, 1997.Google Scholar
  57. [57]
    P. Vorenkamp and R. Roovers, “A 12-b, 60-MSample/s Cascaded Folding and Interpolating ADC” IEEE J. of Solid-State Circuits, vol. 32, no. 12, pp. 1876–86, Dec. 1997.CrossRefGoogle Scholar
  58. [58]
    G. Hoogzaad and R. Roovers “A 65mW l0b 40MSample/s BiCMOS Nyquist ADC in 0.8mm21999 IEEE Intern. Solid-State Circuits Conf., pp. 320–21, 1999.Google Scholar
  59. [59]
    T. H. Shu, K. Bacrania and R. Gokhale, “A 10-b 40-Msample/s BiCMOS A/D Converter”, IEEE J. of Solid-State Circuits, vol. 31, no. 10, p. 1507–10, Oct. 1996.CrossRefGoogle Scholar
  60. [60]
    W. C. Song, H. W. Choi, S. U. Kwak and B. S. Song, “A 10-b 20-Msample/s Low-Power CMOS ADC”, IEEE J. of Solid-State Circuits, vol. 30, no. 5, p. 514–21, May 1995.CrossRefGoogle Scholar
  61. [61]
    T.B. Cho and P R. Gray, “A l0b, 20 MSamples/s, 35 mW Pipeline A/D Converter”, IEEE J. of Solid-State Circuits, vol. 30, no. 3, p. 166–72, March 1995.CrossRefGoogle Scholar
  62. [62]
    P. Real, D. H. Robertson, C. W. Mangelsdorf, and T. L. Tewksbury, “A Wide-Band 10-b 20-Ms/s Pipelined Using Current-Mode Signals”, IEEE J. of Solid-State Circuits, vol. 26, no. 8, pp. 1103–09, Aug. 1991.CrossRefGoogle Scholar
  63. [63]
    S. H. Lewis S.H., H. S. Fetterman, G. F. Gross, R. Ramachandran and T. R. Viswanathan, “A 10-b 20-Msample/s Analog-to-Digital Converter”, IEEE J. of Solid-StateCircuits, vol. 27, no. 3, pp. 351–8, March 1992.CrossRefGoogle Scholar
  64. [64]
    K. Kusumoto, A. Matsuzawa and K. Murata, “A 10-b 20-MHz 30-mW Pipelined Interpolating CMOS ADC”, IEEE J. of Solid-State Circuits, vol. 28, no. 12, pp. 1200–6, Dec. 1993.CrossRefGoogle Scholar
  65. [65]
    M. Ito, T. Miki, S. Hosotani, T. Kumamoto, Y. Yamashita, M. Kijima and K. Okada, “A 10b 20Ms/s 3V-Supply CMOS A/D Converter for Integration into System VLSIs”, IEEE Intern. Solid-State Circuits Conf., p. 48–9, 1994.Google Scholar
  66. [66]
    A.M. Abo and P. R. Gray, “A 1.5-V, 10-bit, 14-MS/s CMOS Pipeline Analog-to-Digital Converter”, IEEE J. of Solid-State Circuits, vol. 34 no. 5, pp. 509–606, Aug. 1999.CrossRefGoogle Scholar
  67. [67]
    S Paul, H.-S. Lee, J. Goodrich, T. Alailima and D. Santiago, “A Nyquist-Rate Pipelined Oversampling A/D Converter”, 1999 IEEE Intern. Solid-State Circuits Conf., pp. 54–5, 1999.Google Scholar
  68. [68]
    “ AD9224”, Analog Devices, Inc., http://www.analog.com.
  69. [69]
    “ AD9225”, Analog Devices, Inc., http://www.analog.com.
  70. [70]
    “ AD9226”, Analog Devices, Inc., http://www.analog.com.
  71. [71]
    “ ADS805”, Burr-Brown, Inc., http://www.burr-brown.com.
  72. [72]
    K. Nakamura, M. Hotta, L. R. Carley and D. J. Allstot, “An 85 mW, 10 b, 40 Msample/s CMOS Parallel-Pipelined ADC”, IEEE J. of Solid-State Circuits, vol. 30, no. 6, pp. 173–83, Dec. 1995.CrossRefGoogle Scholar
  73. [73]
    J. Yuan and C. Svensson, “A 10-bit 5-MS/s Successive Approximation ADC Cell Used in a 70-MS/s ADC Array in 1.2-um CMOS”, IEEE J. of Solid-State Circuits, vol. 29 no. 8, pp. 866–872, Aug. 1994.CrossRefGoogle Scholar
  74. [74]
    M. Yotsuyanagi, T. Etoh and K. Hirata, “A 10 b 50 MHz pipelined CMOS A/D converter with S/H” IEEE J. of Solid-State Circuits, vol. 28, no. 3, p. 292–300, March 1993.CrossRefGoogle Scholar
  75. [75]
    K. Poulton K., J. J. Corcoran and T. Hornak, “A 1-GHz 6-bit ADC System”, IEEE J. of Solid-Stale Circuits, vol. SC-22, no. 6, pp. 962–70, Dec. 1987.CrossRefGoogle Scholar
  76. [76]
    S. G. Conroy, D. W. Cline and P. R. Gray, “An 8-b 85-MS/s Parallel Pipeline A/D Converter in 1-um CMOS”, IEEE J. of Solid-State Circuits, vol. 28, no. 4, p. 447–54, April 1993.CrossRefGoogle Scholar
  77. [77]
    M. K. Mayes, S. W Chin and L. L Stoian, “A Low-Power 1 MHz, 25 mW 12-bit Time-Interleaved Analog-to-Digital Converter”, IEEE J. of Solid-State Circuits, vol. 31, no. 2, p. 169–78, Feb. 1996.CrossRefGoogle Scholar

Copyright information

© Kluwer Academic Publishers 2002

Authors and Affiliations

  • Mikael Gustavsson
  • J. Jacob Wikner
  • Nianxiong Nick Tan

There are no affiliations available

Personalised recommendations