Abstract
The particular form of the task graph of many telecommunication applications permits a high level of coarse grained parallelism. We consider a classification application on a telecommunication oriented multiprocessor system-on-chip (MP-SoC) platform. The hardware architecture hosting this type of application contains many programmable processors and dedicated hardware coprocessors, sharing the same address space. Inter-task communications are implemented via Multi-Writer Multi-Reader (MWMR) channels placed in shared-memory. To meet the strict requirements of this type of application, several performance bottlenecks have to be overcome. We show how our tool DSX (Design Space Explorer) helps to analyze these bottlenecks and outline the perspectives for further improvement.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
Meanwhile, instruction set simulators for ARM7 and PowerPC 405 have been added [18], others are in preparation.
- 2.
Means of inter-task communication currently provided are MWMR channels, shared memory, mutex and synchronization barriers.
- 3.
The issue is the same between hardware and software tasks; the bursts size issuing from a hardware coprocessor can be configured at its creation.
References
Thiele L, Chakraborty S, Gries M, Künzli S (2002) Design space exploration of network processor architectures. In: 1st workshop on network processors at the 8th international symposium on high-performance computer architecture (HPCA8), Cambridge, MA, USA, pp 30–41
Faure E (2007) Communications matérielles-logicielles dans les systèmes sur puce orientés télécommunication (HW/SW communications in telecommunication oriented MPSoC). PhD thesis. Université Pierre et Marie Curie
Genius D, Faure E, Pouillon N (2007) Deploying a telecommunication application on multiprocessor systems-on-chip. In: Design and architectures for signal and image processing (DASIP)
Paulin P, Pilkington C, Bensoudane E (2002) StepNP: a system-level exploration platform for network processors. IEEE Des Test Comput 19(6):17–26
Drake M, Hoffman H, Rabbah R, Amarasinghe S (2006) MPEG-2 decoding in a stream programming language. In: International parallel and distributed processing symposium, Rhodes Island, Greece
Buck JT, Ha S, Lee EA, Messerschmitt DG (2002) Ptolemy: a framework for simulating and prototyping heterogeneous systems. In: Readings in hardware/software co-design. Kluwer Academic, Norwell, pp 527–543
Kahn G (1974) The semantics of a simple language for parallel programming. In: Rosenfeld JL (ed) Information processing ’74. North-Holland, New York, pp 471–475.
de Kock EA, Smits WJM, van der Wolf P, Brunel J-Y, Kruijtzer WM, Lieverse P, Vissers KA, Essink G (2000) YAPI: application modeling for signal processing systems. In: Proceedings of the 37th conference on design automation (DAC-00). ACM/IEEE, New York, pp 402–405
Brunel J-Y, Kruijtzer WM, Kenter HJJN, Pétrot F, Pasquier L, de Kock EA, Smits WJM (2000) COSY communication IPs. In: Proceedings of the 37th conference on design automation. ACM/IEEE, New York, pp 406–409
van der Wolf P, Lieverse P, Goel M, La Hei D, Vissers KA (1999) A MPEG-2 decoder case study as a driver for a system level design methodology. In: CODES ’99: proceedings of the 7th international workshop on hardware/software codesign. ACM Press, New York, pp 33–37
Augé I, Pétrot F, Donnet F, Gomez P (2005) Platform-based design from parallel C specifications. IEEE Trans Comput-Aided Des Integr Circuits Syst 24(12):1811–1826
Faure E, Greiner A, Genius D (2006) A generic hardware/software communication mechanism for Multi-Processor System on Chip, targeting telecommunication applications. In: ReCoSoC ’06: proceedings of the 2006 conference on reconfigurable communication-centric SoCs. Univ. Montpellier II, Montpellier, pp 237–242
Erbas C, Cerav-Erbas S, Pimentel AD (2006) Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design. IEEE Trans Evol Comput 10(3):358–374
SoCLib Consortium. Projet SoCLib: plate-forme de modélisation et de simulation de systèmes intégrés sur puce (The SoCLib project: an integrated system-on-chip modelling and simulation platform). http://www.soclib.fr
Nikolov H, Stefanov T, Deprettere E (2008) Systematic and automated multiprocessor system design, programming, and implementation. IEEE Trans Comput-Aided Des Integr Circuits Syst 27(3):542–555
Parks TM (1995) Bounded scheduling of process networks. PhD thesis. University of California at Berkeley, CA, USA
Becoulet A (2010) Définition et réalisation d’un exo-noyau pour architectures multiprocesseurs hétérogènes à mémoire partagée (Definition and realization of an exo-kernel for heterogeneous shared-memory architectures). PhD thesis. Université Pierre et Marie Curie
Pouillon N, Becoulet A, Vieira de Mello A, Pêcheux F, Greiner A (2009) A generic instruction set simulator API for timed and untimed simulation and debug of MP2-socs. In: IEEE international workshop on rapid system prototyping. IEEE Comput. Soc., Los Alamitos, pp 116–122
VSI Alliance (2000) Virtual component interface standard (OCB 2 2.0)
Comer D (2003) Network system design using network processors. Prentice Hall, New York
Tanenbaum A (1995) Distributed operating systems. Prentice Hall, New York, pp 169–185
Pouillon N, Greiner A (2007) DSX: un outil d’exploration architecturale efficace pour systèmes multi-processeurs intégrés sur puce (DSX: an efficient design space exploration tool for MPSoC). In: Colloque GDR SoC. https://www-asim.lip6.fr/trac/dsx
Python Software Foundation: Python programming language. http://www.python.org
Buchmann R, Pétrot F, Greiner A (2004) Fast cycle accurate simulator to simulate event-driven behavior. In: Proceeding of the 2004 international conference on electrical, electronic and computer engineering (ICEEC’04), Cairo, Egypt. IEEE Comput. Soc., Los Alamitos, pp 35–39
Greiner A, Pétrot F, Carrier M, Benabdenbi M, Chotin-Avot R, Labayrade R (2006) Mapping an obstacles detection, stereo vision-based, software application on a multi-processor system-on-chip. In: IEEE intelligent vehicles symposium, Tokyo, Japan. IEEE Comput. Soc., Los Alamitos, pp 370–376
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Genius, D., Faure, E., Pouillon, N. (2011). Mapping a Telecommunication Application on a Multiprocessor System-on-Chip. In: Gogniat, G., Milojevic, D., Morawiec, A., Erdogan, A. (eds) Algorithm-Architecture Matching for Signal and Image Processing. Lecture Notes in Electrical Engineering, vol 73. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9965-5_3
Download citation
DOI: https://doi.org/10.1007/978-90-481-9965-5_3
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-9964-8
Online ISBN: 978-90-481-9965-5
eBook Packages: EngineeringEngineering (R0)