Skip to main content

Efficient Approximately-Timed Performance Modeling for Architectural Exploration of MPSoCs

  • Chapter
  • First Online:
Advances in Design Methods from Modeling Languages for Embedded Systems and SoC’s

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 63))

Abstract

In this chapter, we propose an efficient modeling approach that permits simulation-based performance evaluation of MPSoCs at Electronic System Level (ESL). The approach is based on a SystemC simulation framework and allows for evaluating timing effects from resource contention when mapping applications to MPSoC platforms. The abstraction level used for modeling timing corresponds to approximately-timed communication in transaction level models. This allows for an accurate performance modeling, including temporal effects from preemptive processor scheduling and bus arbitration. However, in contrast to standard OSCI TLM, application mapping and platform models are configurable and, thus, enable design space exploration at ESL. A Motion-JPEG decoder application is used to illustrate and assess the benefits of our approach.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. R. Atitallah, S. Niar, S. Meftali, J.L. Dekeyser, An MPSoC performance estimation framework using transaction level modeling, in Proceedings of the International Conference on Embedded and Real-Time Computing Systems and Applications (IEEE Computer Society, Daegu, Korea, 2007), pp. 525–533

    Google Scholar 

  2. C. Erbas, A.D. Pimentel, M. Thompson, S. Polstra, A framework for system-level modeling and simulation of embedded systems architectures. EURASIP J. Embed. Syst. 2007:Article ID 82123, 11 (2007). doi:10.1155/2007/82123

    Google Scholar 

  3. J. Falk, C. Haubelt, J. Teich, Efficient representation and simulation of model-based designs in SystemC, in Proceedings of the Forum on specification & Design Languages, Darmstadt, Germany, 2006

    Google Scholar 

  4. P. Hastono, S. Klaus, S.A. Huss, An integrated SystemC framework for real-time scheduling assessments on system level, in Proceedings of International Real-Time Systems Symposium (RTSS), Lissabon, Portugal, 2004

    Google Scholar 

  5. P. Hastono, S. Klaus, S.A. Huss, Real-time operating system services for realistic SystemC simulation models of embedded systems, in Proceedings of Forum on specification & Design Languages, Lille, Frankreich, 2004, pp. 380–391

    Google Scholar 

  6. J. Keinert, M. Streubühr, T. Schlichter, J. Falk, J. Gladigau, C. Haubelt, J. Teich, M. Meredith, SYSTEMCODESIGNER – an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications. Trans. Design Automat. Electron. Syst. 14(1), 1–23 (2009)

    Article  Google Scholar 

  7. T. Kempf, M. Dörper, R. Leupers, G. Ascheid, H. Meyr, T. Kogel, B. Vanthournout, A modular simulation framework for spatial and temporal task mapping onto multi-processor SoC platforms, in Design Automation & Test in Europe, Munich, Germany, 2005, pp. 876–881

    Google Scholar 

  8. B. Kienhuis, E. Deprettere, K. Vissers, P. van der Wolf, An approach for quantitative analysis of application-specific dataflow architectures, in Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors, Zurich, Switzerland, 1997, pp. 338–349

    Google Scholar 

  9. E.A. Lee, S. Neuendorffer, Actor-oriented models for codesign: balancing re-use and performance, in Formal Methods and Models for System Design (Kluwer, Norwell, MA, 2004), pp. 33–56

    Google Scholar 

  10. E.A. Lee, S. Neuendorffer, M.J. Wirthlin, Actor-oriented design of embedded hardware and software systems. J. Circ. Syst. Comput. 12(3), 231–260 (2003)

    Article  Google Scholar 

  11. Open SystemC Initiative (OSCI) TLM Transaction Level Modeling Library, Release 2.0 (2009) http://www.systemc.org.

  12. M. Streubühr, J. Falk, C. Haubelt, J. Teich, R. Dorsch, T. Schlipf, Task-accurate performance modeling in SystemC for real-time multi-processor architectures, in Proceedings of Design, Automation and Test in Europe (IEEE Computer Society, Munich, Germany, 2006), pp. 480–481

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Streubühr, M., Gladigau, J., Haubelt, C., Teich, J. (2010). Efficient Approximately-Timed Performance Modeling for Architectural Exploration of MPSoCs. In: Borrione, D. (eds) Advances in Design Methods from Modeling Languages for Embedded Systems and SoC’s. Lecture Notes in Electrical Engineering, vol 63. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9304-2_4

Download citation

  • DOI: https://doi.org/10.1007/978-90-481-9304-2_4

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-90-481-9303-5

  • Online ISBN: 978-90-481-9304-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics