Skip to main content
SpringerLink
Log in
Book cover

Analog/RF and Mixed-Signal Circuit Systematic Design pp 149–167Cite as

Analog Circuit Design Based on Robust POFs Using an Enhanced MOEA with SVM Models

  • Chapter

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 233))

Abstract

In this chapter, a multi-objective design methodology for automatic analog integrated circuits (IC) synthesis, which enhances the robustness of the solution by varying technological and environmental parameters, is presented. The automatic analog IC sizing tool GENOM-POF was implemented and used to demonstrate the methodology, and to verify the effect of corner cases on the Pareto optimal front (POF). To enhance the efficiency of the tool, a supervised learning strategy, which is based on Support Vector Machines (SVM), is used to create feasibility models that efficiently prune the design search space during the optimization process, thus, reducing the overall number of required evaluations. The GPOF-SVM optimization kernel consists of a modified version of the multi-objective evolutionary algorithm (MOEA), NSGA-II, and uses HSPICE® as the evaluation engine. The usage of standard inputs and outputs eases the integration with other design automation tools, either at system level or at physical level, which is the case of LAYGEN, an in-house layout generation tool. Finally, the approach was validated using benchmark examples, which consist of circuits tested with similar tools, particularly, the former GENOM tool and other tools from literature.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. McClean, B.: IC Market to Top $300 Billion for First Time in 2013, http://www.icinsights.com/ (accessed December 13, 2011)

  2. Mori, K., Yamada, H., Takizawa, S.: System on Chip Age. In: The International Symposium on VLSI Technology, Systems, and Applications, Taipei, Taiwan (1993)

    Google Scholar 

  3. ITRS: International Technology Roadmap for Semiconductors - 2010 Update. ITRS, http://www.itrs.net (accessed December 10, 2011)

  4. Gielen, G.G.E., Rutenbar, R.A.: Computer-aided design of analog and mixed-signal integrated circuits. Proc. IEEE 88(12), 1825–1852 (2000)

    Article  Google Scholar 

  5. Barros, M., Guilherme, J., Horta, N.: Analog circuits optimization based on evolutionary computation techniques. Integration, The VLSI Journal 43(1), 136–155 (2010)

    Article  Google Scholar 

  6. Barros, M.F.M., Guilherme, J.M.C., Horta, N.C.G.: Analog Circuits and Systems Optimization based on Evolutionary Computation Techniques. SCI, vol. 294. Springer, Heidelberg (2010)

    Book  MATH  Google Scholar 

  7. Barros, M., Guilherme, J., Horta, N.: GA-SVM feasibility model and optimization kernel applied to analog IC design automation. In: ACM Great Lakes Symposium on VLSI, Stresa-Lago Maggiore, Italy (2007)

    Google Scholar 

  8. Lourenco, N., Horta, N.: GENOM-POF: Multi-Objective Evolutionary Synthesis of Analog ICs with Corners Validation. In: Genetic and Evolutionary Computation Conference, Philadelphia, USA (2012)

    Google Scholar 

  9. Degrauwe, M.G.R., Nys, O., Dijkstra, E., Rijmenants, J., Bitz, S., Goffart, B., Vittoz, E.A., Cserveny, S., Meixenberger, C., Stappen, G., Oguey, H.J.: IDAC: an interactive design tool for analog CMOS circuits. IEEE Journal of Solid State Circuits 22(6), 1106–1116 (1987)

    Article  Google Scholar 

  10. El-Turky, F., Perry, E.E.: BLADES: an artificial intelligence approach to analog circuit design. IEEE Transnsactions on Computer Aided Design 8(6), 680–692 (1989)

    Article  Google Scholar 

  11. Hershenson, M.D.M., Boyd, S.P., Lee, T.H.: GPCAD: a tool for CMOS op-amp synthesis. In: IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, USA (1998)

    Google Scholar 

  12. Kuo-Hsuan, M., Po-Cheng, P., Hung-Ming, C.: Integrated hierarchical synthesis of analog/RF circuits with accurate performance mapping. In: International Symposium on Quality Electronic Design, Santa Clara, California, USA (2011)

    Google Scholar 

  13. Gielen, G., Wambacq, P., Sansen, W.M.: Symbolic analysis methods and applications for analog circuits: a tutorial overview. Proc. of IEEE 82(2), 287–304 (1994)

    Article  Google Scholar 

  14. Cheng-Wu, L., Pin-Dai, S., Ya-Ting, S., Soon-Jyh, C.: A bias-driven approach for automated design of operational amplifiers. In: International Symposium on VLSI Design, Automation and Test, Hsinchu, Taiwan (2009)

    Google Scholar 

  15. Phelps, R., Krasnicki, M., Rutenbar, R.A., Carley, L.R., Hellums, J.R.: Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search. IEEE Transactions on Computer Aided Design 19(6), 703–717 (2000)

    Article  Google Scholar 

  16. Alpaydin, G., Balkir, S., Dundar, G.: An evolutionary approach to automatic synthesis of high-performance analog integrated circuits. IEEE Transactions on Evolutionary Computation 7(3), 240–252 (2003)

    Article  Google Scholar 

  17. Deniz, E., Dundar, G.: Hierarchical performance estimation of analog blocks using Pareto Fronts. In: Conference on Ph.D. Research in Microelectronics and Electronics, Berlin, Germany (2010)

    Google Scholar 

  18. Roca, E., Castro-Lopez, R., Fernandez, F.V.: Hierarchical synthesis based on pareto-optimal fronts. In: European Conference on Circuit Theory and Design, Antalya, Turkey (2009)

    Google Scholar 

  19. Maulik, P.C., Carley, L.R., Rutenbar, R.A.: Integer programming based topology selection of cell-level analog circuits. IEEE Transactions on Computer Aided Design 14(4), 401–412 (1995)

    Article  Google Scholar 

  20. Kruiskamp, W., Leenaerts, D.: DARWIN: CMOS opamp synthesis by means of a genetic algorithm. In: ACM/IEEE Design Automation Conference, San Francisco, California, USA (1995)

    Google Scholar 

  21. Ning, Z.Q., Mouthaan, T., Wallinga, H.: SEAS: a simulated evolution approach for analog circuit synthesis. In: IEEE Custom Integrated Circuits Conference, San Diego, California, USA (1991)

    Google Scholar 

  22. McConaghy, T., Palmers, P., Steyaert, M., Gielen, G.G.E.: Trustworthy Genetic Programming-Based Synthesis of Analog Circuit Topologies Using Hierarchical Domain-Specific Building Blocks. IEEE Transactions on Evolutionar Computation 15(4), 557–570 (2011)

    Article  Google Scholar 

  23. Palmers, P., McConnaghy, T., Steyaert, M., Gielen, G.: Massively multi-topology sizing of analog integrated circuits. In: Design, Automation & Test in Europe, Nice, France (2009)

    Google Scholar 

  24. Koza, J.R., Bennett, F.H., Andre, D., Keane, M.A., Dunlap, F.: Automated synthesis of analog electrical circuits by means of genetic programming. IEEE Transactions on Evolutionary Computation 1(2), 109–128 (1997)

    Article  Google Scholar 

  25. Lohn, J.D., Colombano, S.P.: A circuit representation technique for automated circuit design. IEEE Transactions on Evolutionary Computation 3(3), 205–219 (1999)

    Article  Google Scholar 

  26. Sripramong, T., Toumazou, C.: The invention of CMOS amplifiers using genetic programming and current-flow analysis. IEEE Transactions on Computer Aided Design 21(11), 1237–1252 (2002)

    Article  Google Scholar 

  27. Shoou-Jinn, C., Hao-Sheng, H., Yan-Kuin, S.: Automated passive filter synthesis using a novel tree representation and genetic programming. IEEE Transactions on Evolutionary Computation 10(1), 93–100 (2006)

    Article  Google Scholar 

  28. Hongying, Y., Jingsong, H.: Evolutionary design of operational amplifier using variable-length differential evolution algorithm. In: International Conference on Computer Application and System Modeling, Taiyuan, China (2010)

    Google Scholar 

  29. Martens, E., Gielen, G.: Classification of analog synthesis tools based on their architecture selection mechanisms. Integration, the VLSI Journal 41(2), 238–252 (2008)

    Article  Google Scholar 

  30. Deb, K., Pratap, A., Agarwal, S., Meyarivan, T.: A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE Transactions on Evolutionary Computation 6(2), 182–197 (2002)

    Article  Google Scholar 

  31. Synopsis, Hspice, http://www.synopsys.com (accessed December 14, 2011)

  32. Chang, C.C., Lin, C.J.: LIBSVM: A library for support vector machines. ACM Transactions on Intelligent System Technology 2(3), 1–27 (2011)

    Article  Google Scholar 

  33. Deb, K., Agrawal, R.B.: Simulated binary crossover for continuous search space. Complex Systems 9(2), 115–148 (1995)

    MathSciNet  MATH  Google Scholar 

  34. Montgomery, D.C.: Design and analysis of experiments, 6th edn. John Wiley & Sons, Hoboken (2005)

    MATH  Google Scholar 

  35. Hsu, C.W., Chang, C.C., Lin, C.J.: A practical guide to support vector classification. Technical Report, Department of Computer Science, National Taiwan University (2003)

    Google Scholar 

  36. Lourenço, N., Vianello, M., Guilherme, J., Horta, N.: LAYGEN - Automatic Layout Generation of Analog ICs from Hierarchical Template Descriptions. In: Conference on Ph.D. Research in Microelectronics and Electronics, Otranto (Lecce), Italy (2006)

    Google Scholar 

  37. Martins, R., Lourenco, N., Horta, N.: LAYGEN II: Automatic Analog ICs Layout Generator based on a Template Approach. In: Genetic and Evolutionary Computation Conference, Philadelphia, USA (2012)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Instituto de Telecomunicações, Lisboa, Portugal, Universidade Técnica de Lisboa, Lisboa, Portugal

    Nuno Lourenço, Ricardo Martins, Manuel Barros & Nuno Horta

  2. Instituto Superior Técnico, Universidade Técnica de Lisboa, Lisboa, Portugal

    Nuno Lourenço, Ricardo Martins & Nuno Horta

  3. Instituto Politécnico de Tomar, Tomar, Portugal

    Manuel Barros

Authors
  1. Nuno Lourenço
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Ricardo Martins
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Manuel Barros
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Nuno Horta
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Boite Postale 1069, Sfax, 3018, Tunisia

    Mourad Fakhfakh

  2. , Department of Electronics, INAOE, Luis Enrique Erro 1, Tonantzintla, 72840, Mexico

    Esteban Tlelo-Cuautle

  3. , IMSE-CNM, CSIC, Instituto de Microelectrónica de Sevilla, c/ Américo Vespucio s/n, Seville, 41092, Spain

    Rafael Castro-Lopez

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Lourenço, N., Martins, R., Barros, M., Horta, N. (2013). Analog Circuit Design Based on Robust POFs Using an Enhanced MOEA with SVM Models. In: Fakhfakh, M., Tlelo-Cuautle, E., Castro-Lopez, R. (eds) Analog/RF and Mixed-Signal Circuit Systematic Design. Lecture Notes in Electrical Engineering, vol 233. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-36329-0_7

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-36329-0_7

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-36328-3

  • Online ISBN: 978-3-642-36329-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation