Abstract
3D integration is a promising advanced manufacturing process offering a variety of new hardware security protection opportunities. This paper presents a way of securing 3D ICs using Hamiltonian paths as hardware integrity verification sensors. As 3D integration consists in the stacking of many metal layers, one can consider surrounding a security-sensitive circuit part by a wire cage.
After exploring and comparing different cage construction strategies (and reporting preliminary implementation results on silicon), we introduce a ”hardware canary”. The canary is a spatially distributed chain of functions F i positioned at the vertices of a 3D cage surrounding a protected circuit. A correct answer (F n ∘ … ∘ F 1)(m) to a challenge m attests the canary’s integrity.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Ababei, C., Feng, Y., Goplen, B., Mogal, H., Zhang, T., Bazargan, K., Sapatnekar, S.: Placement and Routing in 3D Integrated Circuits. IEEE Design and Test of Computers 22(6), 520–531 (2005)
Alexander, A.J., Cohoon, J.P., Colflesh, J.L., Karro, J., Peters, E., Robins, G.: Placement and routing for three-dimensional FPGAs. In: Fourth Canadian Workshop on Field-Programmable Devices, pp. 11–18 (May 1996)
Bollobás, B.: Graph Theory: An Introductory Course, p. 12. Springer, New York (1979)
Dharwadker, A.: The Hamiltonian Circuit Algorithm. Proceedings of the Institute of Mathematics, 32 (2011)
Dickau, R.: Hilbert and Moore 3D Fractal Curves. The Wolfram Demonstrations Project, http://demonstrations.wolfram.com/HilbertAndMoore3DFractalCurves
Goossens, K., van Meerbergen, J., Peeters, A., Wielage, P.: Networks on Silicon: Combinig Best-Effort and Guaranteed Services. In: Proceedings of Design Automation and Test Conference (DATE), pp. 423–425 (2002)
Kim, J., Verbauwhede, I., Chang, M.-C.F.: Design of an Interconnect Architecture and Signaling Technology for Parallelism in Communication. IEEE Trans. VLSI Syst. 15(8), 881–894 (2007)
Moore, E.H.: On Certain Crinkly Curves. Trans. Amer. Math. Soc. 1, 72–90 (1900)
Rijpkema, E., Goossens, K.G.W., Radulescu, A., Dielissen, J., van Meerbergen, J., Wielage, P., Waterlander, E.: Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. In: Proceedings of Design, Automation and Test Conference in Europe (DATE), pp. 350–355 (March 2003)
Tuyls, P., Schrijen, G.-J., Škorić, B., van Geloven, J., Verhaegh, N., Wolters, R.: Read-Proof Hardware from Protective Coatings. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 369–383. Springer, Heidelberg (2006)
Valamehr, J., Huffmire, T., Irvine, C., Kastner, R., Koç, Ç.K., Levin, T., Sherwood, T.: A Qualitative Security Analysis of a New Class of 3-D Integrated Crypto Co-processors. In: Naccache, D. (ed.) Cryphtography and Security: From Theory to Applications. LNCS, vol. 6805, pp. 364–382. Springer, Heidelberg (2012)
Verbauwhede, I., Chang, M.-C.F.: Reconfigurable interconnect for next generation systems. In: Proceedings of the Fourth IEEE/ACM International Workshop on System-Level Interconnect Prediction (SLIP 2002), April 6-7, pp. 71–74 (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 International Association for Cryptologic Research
About this paper
Cite this paper
Briais, S. et al. (2012). 3D Hardware Canaries. In: Prouff, E., Schaumont, P. (eds) Cryptographic Hardware and Embedded Systems – CHES 2012. CHES 2012. Lecture Notes in Computer Science, vol 7428. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-33027-8_1
Download citation
DOI: https://doi.org/10.1007/978-3-642-33027-8_1
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-33026-1
Online ISBN: 978-3-642-33027-8
eBook Packages: Computer ScienceComputer Science (R0)