Skip to main content

NPGPU: Network Processing on Graphics Processing Units

  • Conference paper
Book cover Theoretical and Mathematical Foundations of Computer Science (ICTMF 2011)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 164))

Abstract

The Internet is still expanding despite its already unprecedented complexity. To meet the ever-increasing bandwidth requirements under fast appearing new services and applications, today’s Internet routers and other key network devices are challenged by two conflicting requirements, high performance and good programmability. In this work, we propose a series of data-parallel algorithms that can be efficiently implemented on modern graphics processing units (GPUs). Experimental results proved that the GPU could serve as an excellent packet processing platform by significantly outperforming CPU on typical router applications. On such a basis, we proposed a hybrid microarchitecture by integrating both CPU and GPU. Besides dramatically enhancing packet throughput, the integrated microarchitecture could also optimize quality-of-service metrics, which is also of key importance for network applications. Our work suggests that an integrated CPU/GPU architecture provides a promising solution for implementing future network processing hardware.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Cisco, Hyperconnectivity and the Approaching Zettabyte Era, http://www.cisco.com/en/US/solutions/collateral/ns341/ns525/ns537/ns705/ns827/Hyperconnectivity_WP_e-book.pdf

  2. Shin, M., Kim, Y.: New Challenges on Future Network and Standardization. Advanced Communication Technology 1, 754–759 (2008)

    Google Scholar 

  3. Varghese, G.: Network Algorithmics: An Interdisciplinary Approach to Designing Fast Networked Devices. Morgan Kaufmann, San Francisco (2005)

    MATH  Google Scholar 

  4. Chao, H.J., Liu, B.: High Performance Switches and Routers. Wiley Interscience, Hoboken (2007)

    Book  Google Scholar 

  5. The Snort Project: Snort users manual 2.8.0, http://www.snort.org/docs/snort/manual/2.8.0/snortmanual.pdf

  6. Kulkarni, C., Gries, M., Sauer, C., Keutzer, K.: Programming Challenges in Network Processor Deployment. In: International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pp. 178–187 (2003)

    Google Scholar 

  7. De Carli, et al.: PLUG: Flexible Lookup Modules for Rapid Deployment of New Protocols in High-speed Routers. In: SIGCOMM, Barcelona, Spain (2009)

    Google Scholar 

  8. Blythe, D.: Rise of the Graphics Processor. Proceedings of IEEE 96, 761–778 (2008)

    Article  Google Scholar 

  9. NVIDIA: CUDA Programming Guide 2.3 (2009)

    Google Scholar 

  10. Mu, S., et al.: IP Routing Processing with Graphic Processors. In: Design Automation and Test in Europe, Dresden, Germany (2010)

    Google Scholar 

  11. Han, S., Jang, K., Park, K.S., Moon, S.: PacketShader: a GPU-Accelerated Software Router. In: SIGCOMM, New Delhi, India (2010)

    Google Scholar 

  12. Kang, K., Deng, Y.: Scalable Packet Classification via GPU Metaprogramming. In: Design Automation and Test in Europe, Grenoble, France (2010)

    Google Scholar 

  13. PCI-SIG: PCIe® Base 3.0 Specification, http://www.pcisig.com/specifications/pciexpress/base3/

  14. Luo, Y., Bhuyan, L., Chen, X.: Shared Memory Multiprocessor Architectures for Softwre IP Routers. IEEE Transaction On Parallel and Distributed Systems 14, 1240–1249 (2003)

    Article  Google Scholar 

  15. MAWI Working Group: Traffic Archive, http://mawi.wide.ad.jp/mawi/

  16. ClassBench, ClassBench: A Packet Classification Benchmark, http://www.arl.wustl.edu/classbench/index.htm

  17. Routing Information Service (RIS), http://www.ripe.net/projects/ris/rawdata.html

  18. http://www.ripe.net/projects/ris/rawdata.html

  19. Bloom, B.: Space/Time Trade-offs in Hash Coding with Allowable Errors. Communication of the ACM 13, 422–426 (1970)

    Article  MATH  Google Scholar 

  20. Aho, A.V., Corasick, M.J.: Efficient String Matching: an aid to bibliographic search. Communications of the ACM 18, 333–340 (1975)

    Article  MathSciNet  MATH  Google Scholar 

  21. Taylor, D.E.: Survey and Taxonomy of Packet Classification Techniques. ACM Computing Surveys 37, 238–275 (2005)

    Article  Google Scholar 

  22. Hopcroft, J.E., Motwani, R., Ullman, J.D.: Introduction to Automata Therory, Languages, and Computation. Addison-Wesley, Reading (2000)

    MATH  Google Scholar 

  23. Sugawara, Y., Inaba, M., Hiraki, K.: Over 10Gbps String Matching Mechanism for Multi-stream Packet Scanning Systems. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, pp. 484–493. Springer, Heidelberg (2004)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Deng, Y., Jiao, X., Mu, S., Kang, K., Zhu, Y. (2011). NPGPU: Network Processing on Graphics Processing Units. In: Zhou, Q. (eds) Theoretical and Mathematical Foundations of Computer Science. ICTMF 2011. Communications in Computer and Information Science, vol 164. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-24999-0_44

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-24999-0_44

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-24998-3

  • Online ISBN: 978-3-642-24999-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics