Abstract
Since the clocking power consumption in today’s processors is considerably large, reducing the clocking power consumption contributes to the reduction of the total power consumption in the processors. Recently, a gated flip-flop is proposed for reducing the clocking power consumption of flip-flop circuits. The gated flip-flop employs a clock-gating circuit which cuts off an internal clock signal if the data stored in the flip-flop does not need to be updated. Although this reduces the clocking power consumption, the power dissipated in the clock-gating circuit is still large. For reducing the power dissipated in the clock-gating circuit, this paper proposes a technique for unifying the multiple clock-gating circuits, which reduces the overhead of the clock-gating circuit. Post-layout simulation results obtained using a commercial embedded processor which employs our unified gated flip-flop demonstrate that our technique reduces the power consumption of a core part of the processor by 25% on average and 33% at the best case compared to the same processor with the conventional gated flip-flop.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Pedram, M.: Power Aware Design Methodologies. Kluwer Academic Publishers, Norwell (2002)
Pedram, M.: Power Minimization in IC Design: Principles and Applications. ACM Transactions on Design Automation of Electronic Systems 1(1) (1996)
Raghavan, N., Akella, V., Bakshi, S.: Automatic Insertion of Gated Clocks at Register Transfer Level. In: Proc. of VLSI Design, pp. 48–54 (January 1999)
Strollo, A.G., Napoli, E., De Caro, D.: New Clock-Gating Techniques for Low-Power Flip-Flops. In: Proc. of ISLPED, pp. 114–119 (July 2000)
Jiang, I.H.-R., Chang, C.-L., Yang, Y.-M.: INTEGRA: Fast Multi-Bit Flip-Flop Clustering for Clock Power Saving Based on Interval Graphs. In: Proc. of ISPD, pp. 115–121 (March 2011)
Brooks, D., Martonosi, M.: Value-Based Clock Gating and Operation Packing: Dynamic Strategies for Improving Processor Power and Performance. ACM Transactions on Computer Systems 18(2) (May 2000)
Choi, J., Jeon, J., Choi, K.: Power Minimization of Functional Units by Partially Guarded Computation. In: Proc. of ISLPED, pp. 131–136 (July 2000)
Kondo, M., Nakamura, H.: A Small, Fast and Low-Power Register File by Bit-Partitioning. In: Proc. of Int’l Symposium on High-Performance Computer Architecture, pp. 40–49 (February 2005)
Nogawa, M., Ohtomo, Y.: A Data-Transition Look-Ahead DFF Circuit for Statistical Reduction in Power Consumption. IEEE Journal on Solid-State Circuits 33(5), 702–706 (1998)
Hamada, M., Terazawa, T., Higashi, T., Kitabayashi, S., Mita, S., Watanabe, Y., Ashino, M., Hara, H., Kuroda, T.: Flip-flop Selection Technique for Power-Delay Trade-Off. In: ISSCC Digest of Technical Papers, pp. 270–271 (February 1999)
Mizuno, A., Kohno, K., Ohyama, R., Tokuyoshi, T., Uetani, H., Eichel, H., Miyamamori, T., Matsumoto, N., Matsui, M.: Design Methodology and System for a Configurable Media Embedded Processor Extensible to VLIW Architecture. In: Proc. of ICCD, pp. 2–7 (September 2002)
Okuhira, T., Ishihara, T.: Unification of Multiple Gated Flip-Flops for Saving the Power Consumption of Register Circuits. In: Proc. of ICESIT, p. 115 (February 2010)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Okuhira, T., Ishihara, T. (2011). Unified Gated Flip-Flops for Reducing the Clocking Power in Register Circuits. In: Ayala, J.L., García-Cámara, B., Prieto, M., Ruggiero, M., Sicard, G. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation. PATMOS 2011. Lecture Notes in Computer Science, vol 6951. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-24154-3_24
Download citation
DOI: https://doi.org/10.1007/978-3-642-24154-3_24
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-24153-6
Online ISBN: 978-3-642-24154-3
eBook Packages: Computer ScienceComputer Science (R0)