Abstract
Globally Asynchronous Locally Synchronous (GALS) Systems have provoked renewed interest over recent years as they have the potential to combine the benefits of asynchronous and synchronous design paradigms. It has been applied to ASICs, but not yet applied to FPGAs. In this paper we propose applying GALS techniques to FPGAs in order to overcome the limitation on timing imposed by slow routing.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Mirsky, E., DeHon, A.: MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources. In: Proceedings of the IEEE Symposium in Field-Programmable Custom Computing Machines, pp. 157–166 (1996)
Sutherland, I.E.: Micropipelines. Communications of the ACM, 720–738 (1987)
Ebergen, C.: A Formal Approach to Designing Delay-Insensitive Circuits. Distributed Computing 5, 107–119 (1988)
Seitz, C.L.: System timing. In Mead. In: Mead, C.A., Conway, L.A. (eds.) Introduction to VLSI Systems, Addison-Wesley, Reading (1980)
Brunvand, E.: Using FPGAs to Implement Self-Timed Systems. J. VLSI Signal Process. 6, 173–190 (1993)
Maheswaran, K.: Implementing Self-Timed Circuits in Field Programmable Gate Arrays. Master’s thesis, University Of California Davis (1995)
Hauck, S., Burns, S., Borriello, G., Ebeling, C.: An (fpga) for Implementing Asynchronous Circuits. IEEE Design & Test of Computers 11, 60–69 (1994)
Borriello, G., Ebeling, C., Hauck, S., Burns, S.: The Triptych FPGA Architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 3, 491–501 (1995)
Payne, R.E.: Self-Timed FPGA Systems. In: Moore, W., Luk, W. (eds.) FPL 1995. LNCS, vol. 975, Springer, Heidelberg (1995)
Payne, R.: Self-Timed Field Programmable Gate Array Architectures. PhD thesis, University of Edinburgh (1997)
Molina, P.: The Design of a Delay-Insensitive Bus Architecture using Handshake Circuits. PhD thesis, Imperial College (1997)
Chapiro, D.M.: Globally Asynchronous Locally Synchronous Systems. PhD thesis, Stanford University (1984)
Pěchouček, M.: Anomalous response times of input sychronisers. IEEE Transactions on Computers C-25, 133–139 (1976)
Yun, K.Y., Donohue, R.P.: Pausible clocking: A first step toward heterogeneous systems. In: Proceedings of the International Conference on VLSI in Computers and Processors, pp.118–123 (1996)
Bormann, D.S., Cheung, P.Y.K.: Asynchronous wrapper for heterogeneous systems. In: Proceedings of the International Conference on Computer Design (ICCD), pp. 307–314 (1997)
Moore, S.W., Taylor, G.S., Cunningham, P.A., Mullins, R.D., Robinson, P.: Selfcalibrating clocks for globally asynchronous locally synchronous systems. In: Proceedings of the International Conference on Computer Design (ICCD), pp. 37–78 (2000)
Olsson, T., Nilsson, P., Meincke, T., Hemam, A., Tokelson, M.: A digitally controlled low-power clock multiplier for globally asynchronous locally synchronous designs. In: The IEEE International Symposium on Circuits and Systems (ISCAS), vol. 3, pp. 13–16 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Royal, A., Cheung, P.Y.K. (2003). Globally Asynchronous Locally Synchronous FPGA Architectures. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_35
Download citation
DOI: https://doi.org/10.1007/978-3-540-45234-8_35
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40822-2
Online ISBN: 978-3-540-45234-8
eBook Packages: Springer Book Archive