Abstract
This chapter presents the analysis of combinational logic; design of combinational logic; decoder and its applications; multiplexer and its application; design of half adder, full adder, binary adder, and subtractor; and arithmetic logic unit (ALU).
This is a preview of subscription content, log in via an institution to check access.
Change history
30 January 2019
Chapter 1 On p. 13, section 1.7 In the example (c), the arrow above the word “Sign bit” should be pointing at the furthest bit on the left of the “10100”.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG
About this chapter
Cite this chapter
Elahi, A. (2018). Combinational Logic. In: Computer Systems. Springer, Cham. https://doi.org/10.1007/978-3-319-66775-1_4
Download citation
DOI: https://doi.org/10.1007/978-3-319-66775-1_4
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-66774-4
Online ISBN: 978-3-319-66775-1
eBook Packages: EngineeringEngineering (R0)