Abstract
An asynchronous FIFO (in contrast to a synchronous FIFO) is a difficult proposition when it comes to writing assertions. The Read and the Write clocks are asynchronous which means the most important property to check for is data transfer from Write to Read clock. Other assertions are to check for fifo_full, fifo_empty, etc. conditions.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsAuthor information
Authors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Mehta, A.B. (2020). Asynchronous FIFO Assertions. In: System Verilog Assertions and Functional Coverage. Springer, Cham. https://doi.org/10.1007/978-3-030-24737-9_18
Download citation
DOI: https://doi.org/10.1007/978-3-030-24737-9_18
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-24736-2
Online ISBN: 978-3-030-24737-9
eBook Packages: EngineeringEngineering (R0)