Skip to main content

Other Topics of Data Path Synthesis

  • Chapter
  • First Online:
Complex Digital Circuits

Abstract

Other topics of data path synthesis are treated in this chapter. For example, data path connectivity (buses), first-in first-out (FIFO) files, register files, arithmetic and logic unit (ALU), hierarchical description and sequential implementation (lower cost and longer time).

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 16.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 79.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Bibliography

  • Deschamps JP, Sutter G, Cantó E (2012) Guide to FPGA Implementation of Arithmetic Functions. Springer, Dordrecht

    Google Scholar 

  • Deschamps JP, Valderrama E, Terés Ll (2017) Digital Systems: from Logic Gates to Processors. Springer, New York

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Deschamps, JP., Valderrama, E., Terés, L. (2019). Other Topics of Data Path Synthesis. In: Complex Digital Circuits. Springer, Cham. https://doi.org/10.1007/978-3-030-12653-7_5

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-12653-7_5

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-12652-0

  • Online ISBN: 978-3-030-12653-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics