Abstract
When targeting heterogeneous, multi-core platforms, system and application developers are not only confronted with the challenge of choosing the best hardware configuration for the application they need to map, but also the application has to be modified such that certain parts are executed on the most appropriate hardware component. The hArtes toolchain provides (semi) automatic support to the designer for this mapping effort. A hardware platform was specifically designed for the project, which consists of an ARM processor, a DSP and an FPGA. The toolchain, targeting this platform but potentially targeting any similar system, has been tested and validated on several computationally intensive applications and resulted in substantial speedups as well as drastically reduced development times. We report speedups of up to nine times compared against a pure ARM based execution, and mapping can be done in minutes. The toolchain thus allows for easy design space exploration to find the best mapping, given hardware availability and real time execution constraints.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Helmerich et.al., Study of Worldwide Trends and R&D Programmes in Embedded Systems in View of Maximising the Impact of a Technology Platform in the Area, 2005.
Future of Embedded Systems Technology, BCC Co, Inc., 2005, Report Code: IFT016B, http://www.bccresearch.com/report/IFT016B.html.
Venture Development Capital, Multi-core computing in Embedded Systems, white paper, 2007.
[Online]. Available: http://www.hipeac.net/roadmap.
[Online]. Available: http://www.nutech.com/.
[Online]. Available: http://www.scilab.org/.
F. Ferrandi, L. Fossati, M. Lattuada, G. Palermo, D. Sciuto, and A. Tumeo, “Automatic Parallelization of Sequential Specifications for Symmetric MPSoCs,” in Proceedings of International Embedded Systems Symposium 2007 (ISSS 2007), 2007, pp. 172–192.
F. Ferrandi, M. Lattuada, C. Pilato, and A. Tumeo, “Performance Estimation for Task Graphs Combining Sequential Path Profiling and Control Dependence Regions,” in Proceedings of ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2009), Cambridge, MA, USA, 2009, pp. 131–140.
W. Luk, J. Coutinho, T. Todman, Y. Lam, W. Osborne, K. Susanto, Q. Liu, and W. Wong, “A High-Level Compilation Toolchain for Heterogeneous Systems,” in Proceedings of IEEE International SoC Conference (SOCC), September 2009.
Y. Lam, J. Coutinho, W. Luk, and P. Leong, “Mapping and Scheduling with Task Clustering for Heterogeneous Computing Systems,” in Proceedings of the 18th International Conference on Field Programmable Logic and Applications (FPL08), September 2008.
S. Vassiliadis, S. Wong, S. D. Cotofana, “The Molen ρμ-coded Processor”, in Proceedings of the 11th International Conference on Field-Programmable Logic and Applications (FPL 2001), Springer-Verlag Lecture Notes in Computer Science (LNCS) Vol. 2147, pp. 275–285, Belfast, UK, August 2001.
S. Vassiliadis, S. Wong, G. Gaydadjiev, K. Bertels, G. Kuzmanov, E. Panainte, “The Molen Polymorphic Processor,” in IEEE Transactions on Computers, Nov. 2004, Vol. 53, Issue 11, pp. 1363–1375.
S. Vassiliadis, G. Kuzmanov, S. Wong, E. M. Panainte, G. N. Gaydadjiev, K. Bertels, and D. Cheresiz, “PISC: Polymorphic Instruction Set Computers,” in Proceedings of the International Workshop on Applied Reconfigurable Computing (ARC 2006), March 2006, pp. 274–286.
S. Vassiliadis, G. Gaydadjiev, K. Bertels, and E. Moscu Panainte, “The Molen Programming Paradigm,” in Proceedings of the third Int’l Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS 2003), pp. 1–7, July 2003.
Y. D. Yankova, G. Kuzmanov, K. Bertels, G. N. Gaydadjiev, Y. Lu, and S. Vassiliadis, “DWARV: DelftWorkbench Automated Reconfigurable VHDL Generator,” in In Proc. of the 17th International Conference on Field Programmable Logic and Applications (FPL07), August 2007, pp. 697–701.
Koen Bertels, Vlad Mihai Sima, Yana Yankova, Georgi Kuzmanov, Wayne Luk, José Gabriel F. Coutinho, Fabrizio Ferrandi, Christian Pilato, Marco Lattuada, Donatella Sciuto, Andrea Michelotti “HArtes: Hardware-Software Codesign for Heterogeneous Multicore Platforms,” IEEE Micro 30(5): 88–97 (2010)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Kuzmanov, G. et al. (2011). hArtes: Holistic Approach to Reconfigurable Real-Time Embedded Systems. In: Cardoso, J., Hübner, M. (eds) Reconfigurable Computing. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-0061-5_5
Download citation
DOI: https://doi.org/10.1007/978-1-4614-0061-5_5
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-0060-8
Online ISBN: 978-1-4614-0061-5
eBook Packages: EngineeringEngineering (R0)