Skip to main content

Architecture, Design, and Verification of an 18 Million Transistor Digital Television and Media Processor Chip

  • Conference paper
  • First Online:
Integrated Circuit Design (PATMOS 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1918))

  • 605 Accesses

Abstract

This paper describes the architecture, functionality, and design of NX-2700 — a digital television (DTV) and media-processor chip from Philips Semiconductors. NX-2700 is the second generation of an architectural family of programmable multimedia processors that supports all eighteen United States Advanced Television Systems Committee (ATSC) [1] formats and is targeted at the high-end DTV market. NX-2700 is a programmable processor with a very powerful, generalpurpose Very LongInstruction Word (VLIW) Central ProcessingUnit (CPU) core that implements many non-trivial multimedia algorithms, coordinates all on-chip activities, and runs a small real-time operating system. The CPU core, aided by an array of autonomous multimedia coprocessors and input-output units with Direct Memory Access (DMA) capability, facilitates concurrent processingof audio, video, graphics, and communication-data.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. B. Case, “Philips Hopes to Displace DSPs with VLIW,” Microprocessor Report, December 1994.

    Google Scholar 

  2. B. Case, “First Trimedia Chip Boards PCI Bus,” Microprocessor Report, November 1995.

    Google Scholar 

  3. S. Rathnam and G. Slavenburg, “An Architectural Overview of the Programmable Multimedia Processor, TM1,” Compcon, 1995.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Dutta, S. (2000). Architecture, Design, and Verification of an 18 Million Transistor Digital Television and Media Processor Chip. In: Soudris, D., Pirsch, P., Barke, E. (eds) Integrated Circuit Design. PATMOS 2000. Lecture Notes in Computer Science, vol 1918. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45373-3_24

Download citation

  • DOI: https://doi.org/10.1007/3-540-45373-3_24

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-41068-3

  • Online ISBN: 978-3-540-45373-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics