Skip to main content
SpringerLink
Log in

Hardware and a Tool Chain for ADRES

  • Conference paper
Reconfigurable Computing: Architectures and Applications (ARC 2006)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3985))

Included in the following conference series:

Abstract

Until recently, only a compiler and a high-level simulator of the reconfigurable architecture ADRES existed. This paper focuses on the problems that needed to be solved when moving from a software-only view on the architecture to a real hardware implementation, as well as on the verification process of all involved tools.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. August, D.I., Sias, J.W., Puiatti, J.-M., Mahlke, S.A., Connors, D.A., Crozier, K.M., Mei, W., Hwu, W.: The program decision logic approach to predicated execution. In: Proc. ISCA 1999, pp. 208–219 (1999)

    Google Scholar 

  2. Berry, G.: The foundations of esterel. In: Proof, language, and interaction: essays in honour of Robin Milner, pp. 425–454 (2000)

    Google Scholar 

  3. Hartenstein, R.: A decade of reconfigurable computing: a visionary retrospective. In: Proc. of Design, Automation and Test in Europe (DATE), pp. 642–649 (2001)

    Google Scholar 

  4. Mei, B.: A coarse-grained reconfigurable architecture template and its compilation techniques. PhD thesis, Katholieke Unvirsiteit Leuven (2005)

    Google Scholar 

  5. Mei, B., Vernalde, S., Verkest, D., Man, H.D., Lauwereins, R.: DRESC: A retargetable compiler for coarse-grained reconfigurable architectures. In: International Conference on Field Programmable Technology, pp. 166–173 (2002)

    Google Scholar 

  6. Mei, B., Vernalde, S., Verkest, D., Man, H.D., Lauwereins, R.: ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In: Field-Programmable Logic and Applications (2003)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. IMEC vzw, Belgium

    Bjorn De Sutter, Bingfeng Mei, Andrei Bartic, Tom Vander Aa, Mladen Berekovic, Jean-Yves Mignolet, Kris Croes, Paul Coene, Miro Cupac, Aïssa Couvreur, Andy Folens, Steven Dupont & Bert Van Thielen

  2. Freescale Semiconducteurs France SAS, France

    Andreas Kanstein

  3. Samsung Advanced Institute of Technology, South Korea

    Hong-Seok Kim & Suk Jin Kim

Authors
  1. Bjorn De Sutter
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Bingfeng Mei
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Andrei Bartic
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Tom Vander Aa
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Mladen Berekovic
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Jean-Yves Mignolet
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. Kris Croes
    View author publications

    You can also search for this author in PubMed Google Scholar

  8. Paul Coene
    View author publications

    You can also search for this author in PubMed Google Scholar

  9. Miro Cupac
    View author publications

    You can also search for this author in PubMed Google Scholar

  10. Aïssa Couvreur
    View author publications

    You can also search for this author in PubMed Google Scholar

  11. Andy Folens
    View author publications

    You can also search for this author in PubMed Google Scholar

  12. Steven Dupont
    View author publications

    You can also search for this author in PubMed Google Scholar

  13. Bert Van Thielen
    View author publications

    You can also search for this author in PubMed Google Scholar

  14. Andreas Kanstein
    View author publications

    You can also search for this author in PubMed Google Scholar

  15. Hong-Seok Kim
    View author publications

    You can also search for this author in PubMed Google Scholar

  16. Suk Jin Kim
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. TU Delft, Computer Engineering Laboratory, EEMCS, The Netherlands

    Koen Bertels

  2. IST/INESC-ID, Lisboa, Portugal

    João M. P. Cardoso

  3. TUDelft., Computer Engineering Lab, Postbus 5031, 2600 GA, Delft, The Netherlands

    Stamatis Vassiliadis

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

De Sutter, B. et al. (2006). Hardware and a Tool Chain for ADRES. In: Bertels, K., Cardoso, J.M.P., Vassiliadis, S. (eds) Reconfigurable Computing: Architectures and Applications. ARC 2006. Lecture Notes in Computer Science, vol 3985. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11802839_51

Download citation

  • DOI: https://doi.org/10.1007/11802839_51

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-36708-6

  • Online ISBN: 978-3-540-36863-2

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation