Power-Aware Computer Systems

1. Front Matter

   PDF

2. Compilers

   1. Runtime Biased Pointer Reuse Analysis and Its Application to Energy Efficiency

      • Yao Guo, Saurabh Chheda, Csaba Andras Moritz

      Pages 1-12

   2. Inter-program Compilation for Disk Energy Reduction

      • Jerry Hom, Ulrich Kremer

      Pages 13-25

3. Embedded Systems

   1. Energy Consumption in Mobile Devices: Why Future Systems Need Requirements–Aware Energy Scale-Down

      • Robert N. Mayo, Parthasarathy Ranganathan

      Pages 26-40

   2. Efficient Scratchpad Allocation Algorithms for Energy Constrained Embedded Systems

      • Manish Verma, Lars Wehmeyer, Peter Marwedel

      Pages 41-56

   3. Online Prediction of Battery Lifetime for Embedded and Mobile Devices

      • Ye Wen, Rich Wolski, Chandra Krintz

      Pages 57-72

   4. Synchroscalar: Initial Lessons in Power-Aware Design of a Tile-Based Embedded Architecture

      • John Oliver, Ravishankar Rao, Paul Sultana, Jedidiah Crandall, Erik Czernikowski, Leslie W. Jones IV et al.

      Pages 73-85

   5. Heterogeneous Wireless Network Management

      • Wajahat Qadeer, Tajana Simunic Rosing, John Ankcorn, Venky Krishnan, Givanni De Micheli

      Pages 86-100

4. Microarchitectural Techniques

   1. “Look It Up” or “Do the Math”: An Energy, Area, and Timing Analysis of Instruction Reuse and Memoization

      • Daniel Citron, Dror G. Feitelson

      Pages 101-116

   2. CPU Packing for Multiprocessor Power Reduction

      • Soraya Ghiasi, Wes Felter

      Pages 117-131

   3. Exploring the Potential of Architecture-Level Power Optimizations

      • John S. Seng, Dean M. Tullsen

      Pages 132-147

   4. Coupled Power and Thermal Simulation with Active Cooling

      • Weiping Liao, Lei He

      Pages 148-163

5. Cache and Memory Systems

   1. The Synergy Between Power-Aware Memory Systems and Processor Voltage Scaling

      • Xiaobo Fan, Carla S. Ellis, Alvin R. Lebeck

      Pages 164-179

   2. Hot-and-Cold: Using Criticality in the Design of Energy-Efficient Caches

      • Rajeev Balasubramonian, Viji Srinivasan, Sandhya Dwarkadas, Alper Buyuktosunoglu

      Pages 180-195

   3. PARROT: Power Awareness Through Selective Dynamically Optimized Traces

      • Roni Rosner, Yoav Almog, Micha Moffie, Naftali Schwartz, Avi Mendelson

      Pages 196-214

6. Back Matter

   PDF

Welcome to the proceedings of the 3rd Power-Aware Computer Systems (PACS 2003) Workshop held in conjunction with the 36th Annual International Symposium on Microarchitecture (MICRO-36). The increase in power and - ergy dissipation in computer systems has begun to limit performance and has also resulted in higher cost and lower reliability. The increase also implies - ducedbatterylifeinportablesystems.Becauseofthemagnitudeoftheproblem, alllevelsofcomputersystems,includingcircuits,architectures,andsoftware,are being employed to address power and energy issues. PACS 2003 was the third workshop in its series to explore power- and energy-awareness at all levels of computer systems and brought together experts from academia and industry. These proceedings include 14 research papers, selected from 43 submissions, spanningawidespectrumofareasinpower-awaresystems.Wehavegrouped the papers into the following categories: (1) compilers, (2) embedded systems, (3) microarchitectures, and (4) cache and memory systems. The ?rst paper on compiler techniques proposes pointer reuse analysis that is biased by runtime information (i.e., the targets of pointers are determined based on the likelihood of their occurrence at runtime) to map accesses to ener- e?cient memory access paths (e.g., avoid tag match). Another paper proposes compiling multiple programs together so that disk accesses across the programs can be synchronized to achieve longer sleep times in disks than if the programs are optimized separately.

• Embedded System
• circuit design
• compiler
• computer
• embedded systems
• energy dissipation
• hardware design
• low power consumption
• performance analysis
• power optimization
• power-aware computer systems
• power-aware computing
• power-aware memory systems
• processor design

• Electrical and Computer Engineering, Computer Science, Carnegie Mellon University, Pittsburgh, USA

  Babak Falsafi

• ECE, Purdue University, USA

  T. N. VijayKumar