Skip to main content

Massive MIMO Detection Algorithm and VLSI Architecture

  • Book
  • © 2019

Overview

  • Present a dynamic and reconfigurable architecture for future wireless communication systems, e.g. 5G and beyond
  • Introduces massive multiple-input multiple-output (MIMO) technology, which can improve network capacity, enhance network robustness and reduce communication delays
  • Reviews various implementations of the architecture and explains the ASIC-based approach, which offers high energy efficiency, high area efficiency and low detection error

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (7 chapters)

Keywords

About this book

This book introduces readers to a reconfigurable chip architecture for future wireless communication systems, such as 5G and beyond. The proposed architecture perfectly meets the demands for future mobile communication solutions to support different standards, algorithms, and antenna sizes, and to accommodate the evolution of standards and algorithms. It employs massive MIMO detection algorithms, which combine the advantages of low complexity and high parallelism, and can fully meet the requirements for detection accuracy. Further, the architecture is implemented using ASIC, which offers high energy efficiency, high area efficiency and low detection error.

After introducing massive MIMO detection algorithms and circuit architectures, the book describes the ASIC implementation for verifying the massive MIMO detection. In turn, it provides detailed information on the proposed reconfigurable architecture: the data path and configuration path for massive MIMO detection algorithms, including the processing unit, interconnections, storage mechanism, configuration information format, and configuration method. 

Authors and Affiliations

  • Institute of Microelectronics, Tsinghua University, Beijing, China

    Leibo Liu, Guiqiang Peng, Shaojun Wei

About the authors

Professor Leibo Liu received his bachelor's and doctoral degrees in Electronic Engineering and Microelectronics from Tsinghua University in 1999 and 2004, respectively. He subsequently taught at the European Microelectronics Center, Massachusetts Institute of Technology, and the University of Oxford (in 2006, 2013 and 2017). He is currently a Tsinghua Microelectronics Director (Tenured Professor). He has long been engaged in reconfigurable computing and has supervised more than 10 projects including key projects of the 863 Program (Chief Expert), National Natural Science Foundation, Basic Research Project of the National Defense Science and Technology Bureau, and major international cooperation projects. He has published more than 80 SCI-indexed papers and more than 60 EI-indexed papers.

In the course of his career, he has won e.g. the National Technology Invention Award (second prize), the China Patent Gold Award, the Ministry of Education Technology Invention Award (firstprize), and the Jiangxi Science and Technology Progress Award (second prize).

Bibliographic Information

  • Book Title: Massive MIMO Detection Algorithm and VLSI Architecture

  • Authors: Leibo Liu, Guiqiang Peng, Shaojun Wei

  • DOI: https://doi.org/10.1007/978-981-13-6362-7

  • Publisher: Springer Singapore

  • eBook Packages: Computer Science, Computer Science (R0)

  • Copyright Information: Springer Nature Singapore Pte Ltd. and Science Press, Beijing, China 2019

  • Hardcover ISBN: 978-981-13-6361-0Published: 05 March 2019

  • Softcover ISBN: 978-981-13-6364-1Published: 28 November 2020

  • eBook ISBN: 978-981-13-6362-7Published: 20 February 2019

  • Edition Number: 1

  • Number of Pages: XVI, 336

  • Number of Illustrations: 66 b/w illustrations, 120 illustrations in colour

  • Additional Information: Jointly published with Science Press, Beijing, China

  • Topics: Computer Hardware, Circuits and Systems, Computer Engineering, Wireless and Mobile Communication, Information and Communication, Circuits

Publish with us