Overview
Part of the book series: Lecture Notes in Computer Science (LNCS, volume 6590)
Part of the book sub series: Transactions on High-Performance Embedded Architectures and Compilers (THIPEAC)
Access this book
Tax calculation will be finalised at checkout
Other ways to access
Table of contents (15 chapters)
-
Third International Conference on High-Performance and Embedded Architectures and Compilers (HiPEAC)
-
Eighth MEDEA Workshop (Selected Papers)
-
First Workshop on Programmability Issues for Multi-core Computers (MULTIPROG)
Keywords
- application specific systems
- dynamic cache partitioning
- dynamic compilation
- embedded computing
- embedded systems
- high performance computing
- memory hierarchies
- memory systems
- multicore systems
- parallelization
- power-aware systems design
- processor architectures
- program analysis
- program optimization
- reconfigurable architectures
- supercomputing
- transactional memory
- virtual machine
About this book
Editors and Affiliations
Bibliographic Information
Book Title: Transactions on High-Performance Embedded Architectures and Compilers III
Editors: Per Stenström
Series Title: Lecture Notes in Computer Science
DOI: https://doi.org/10.1007/978-3-642-19448-1
Publisher: Springer Berlin, Heidelberg
eBook Packages: Computer Science, Computer Science (R0)
Copyright Information: Springer Berlin Heidelberg 2011
Softcover ISBN: 978-3-642-19447-4Published: 23 February 2011
eBook ISBN: 978-3-642-19448-1Published: 23 February 2011
Series ISSN: 0302-9743
Series E-ISSN: 1611-3349
Edition Number: 1
Number of Pages: XIV, 299
Number of Illustrations: 105 b/w illustrations, 66 illustrations in colour
Topics: Arithmetic and Logic Structures, Processor Architectures, Input/Output and Data Communications, Logic Design, Computer Communication Networks, Programming Languages, Compilers, Interpreters