Advertisement

Computer Aided Verification

22nd International Conference, CAV 2010, Edinburgh, UK, July 15-19, 2010. Proceedings

  • Tayssir Touili
  • Byron Cook
  • Paul Jackson
Conference proceedings CAV 2010

Part of the Lecture Notes in Computer Science book series (LNCS, volume 6174)

Table of contents

  1. Front Matter
    PDF

  2. Invited Talks

    1. Policy Monitoring in First-Order Temporal Logic
      David Basin, Felix Klaedtke, Samuel Müller
      Pages 1-18
      PDF
    2. Retrofitting Legacy Code for Security
      Somesh Jha
      Pages 19-19
      PDF
    3. Quantitative Information Flow: From Theory to Practice?
      Pasquale Malacaria
      Pages 20-22
      PDF
    4. Memory Management in Concurrent Algorithms
      Maged M. Michael
      Pages 23-23
      PDF

  3. Invited Tutorials

    1. ABC: An Academic Industrial-Strength Verification Tool
      Robert Brayton, Alan Mishchenko
      Pages 24-40
      PDF
    2. There’s Plenty of Room at the Bottom: Analyzing and Verifying Machine Code
      Thomas Reps, Junghee Lim, Aditya Thakur, Gogul Balakrishnan, Akash Lal
      Pages 41-56
      PDF
    3. Constraint Solving for Program Verification: Theory and Practice by Example
      Andrey Rybalchenko
      Pages 57-71
      PDF

  4. Session 1. Software Model Checking

    1. Invariant Synthesis for Programs Manipulating Lists with Unbounded Data
      Ahmed Bouajjani, Cezara Drăgoi, Constantin Enea, Ahmed Rezine, Mihaela Sighireanu
      Pages 72-88
      PDF
    2. Termination Analysis with Compositional Transition Invariants
      Daniel Kroening, Natasha Sharygina, Aliaksei Tsitovich, Christoph M. Wintersteiger
      Pages 89-103
      PDF
    3. Lazy Annotation for Program Testing and Verification
      Kenneth L. McMillan
      Pages 104-118
      PDF
    4. The Static Driver Verifier Research Platform
      Thomas Ball, Ella Bounimova, Vladimir Levin, Rahul Kumar, Jakob Lichtenberg
      Pages 119-122
      PDF
    5. Dsolve: Safety Verification via Liquid Types
      Ming Kawaguchi, Patrick M. Rondon, Ranjit Jhala
      Pages 123-126
      PDF
    6. Contessa: Concurrency Testing Augmented with Symbolic Analysis
      Sudipta Kundu, Malay K. Ganai, Chao Wang
      Pages 127-131
      PDF

  5. Session 2. Model Checking and Automata

    1. Simulation Subsumption in Ramsey-Based Büchi Automata Universality and Inclusion Testing
      Parosh Aziz Abdulla, Yu-Fang Chen, Lorenzo Clemente, Lukáš Holík, Chih-Duo Hong, Richard Mayr et al.
      Pages 132-147
      PDF
    2. Efficient Emptiness Check for Timed Büchi Automata
      Frédéric Herbreteau, B. Srivathsan, Igor Walukiewicz
      Pages 148-161
      PDF

  6. Session 3. Tools

    1. Merit: An Interpolating Model-Checker
      Nicolas Caniart
      Pages 162-166
      PDF
    2. Breach, A Toolbox for Verification and Parameter Synthesis of Hybrid Systems
      Alexandre Donzé
      Pages 167-170
      PDF
    3. Jtlv: A Framework for Developing Verification Algorithms
      Amir Pnueli, Yaniv Sa’ar, Lenore D. Zuck
      Pages 171-174
      PDF
    4. Petruchio: From Dynamic Networks to Nets
      Roland Meyer, Tim Strazny
      Pages 175-179
      PDF

  7. Session 4. Counter and Hybrid Systems Verification

    1. Synthesis of Quantized Feedback Control Software for Discrete Time Linear Hybrid Systems
      Federico Mari, Igor Melatti, Ivano Salvo, Enrico Tronci
      Pages 180-195
      PDF
    2. Safety Verification for Probabilistic Hybrid Systems
      Lijun Zhang, Zhikun She, Stefan Ratschan, Holger Hermanns, Ernst Moritz Hahn
      Pages 196-211
      PDF
    3. A Logical Product Approach to Zonotope Intersection
      Khalil Ghorbal, Eric Goubault, Sylvie Putot
      Pages 212-226
      PDF
    4. Fast Acceleration of Ultimately Periodic Relations
      Marius Bozga, Radu Iosif, Filip Konečný
      Pages 227-242
      PDF
    5. An Abstraction-Refinement Approach to Verification of Artificial Neural Networks
      Luca Pulina, Armando Tacchella
      Pages 243-257
      PDF

  8. Session 5. Memory Consistency

    1. Fences in Weak Memory Models
      Jade Alglave, Luc Maranget, Susmit Sarkar, Peter Sewell
      Pages 258-272
      PDF
    2. Generating Litmus Tests for Contrasting Memory Consistency Models
      Sela Mador-Haim, Rajeev Alur, Milo M. K. Martin
      Pages 273-287
      PDF

  9. Session 6. Verification of Hardware and Low Level Code

    1. Directed Proof Generation for Machine Code
      Aditya Thakur, Junghee Lim, Akash Lal, Amanda Burton, Evan Driscoll, Matt Elder et al.
      Pages 288-305
      PDF
    2. Verifying Low-Level Implementations of High-Level Datatypes
      Christopher L. Conway, Clark Barrett
      Pages 306-320
      PDF
    3. Automatic Generation of Inductive Invariants from High-Level Microarchitectural Models of Communication Fabrics
      Satrajit Chatterjee, Michael Kishinevsky
      Pages 321-338
      PDF
    4. Efficient Reachability Analysis of Büchi Pushdown Systems for Hardware/Software Co-verification
      Juncao Li, Fei Xie, Thomas Ball, Vladimir Levin
      Pages 339-353
      PDF

  10. Session 7. Tools

    1. LTSmin: Distributed and Symbolic Reachability
      Stefan Blom, Jaco van de Pol, Michael Weber
      Pages 354-359
      PDF
    2. libalf: The Automata Learning Framework
      Benedikt Bollig, Joost-Pieter Katoen, Carsten Kern, Martin Leucker, Daniel Neider, David R. Piegdon
      Pages 360-364
      PDF

  11. Session 8. Synthesis

    1. Symbolic Bounded Synthesis
      Rüdiger Ehlers
      Pages 365-379
      PDF
    2. Measuring and Synthesizing Systems in Probabilistic Environments
      Krishnendu Chatterjee, Thomas A. Henzinger, Barbara Jobstmann, Rohit Singh
      Pages 380-395
      PDF
    3. Achieving Distributed Control through Model Checking
      Susanne Graf, Doron Peled, Sophie Quinton
      Pages 396-409
      PDF
    4. Robustness in the Presence of Liveness
      Roderick Bloem, Krishnendu Chatterjee, Karin Greimel, Thomas A. Henzinger, Barbara Jobstmann
      Pages 410-424
      PDF
    5. RATSY – A New Requirements Analysis Tool with Synthesis
      Roderick Bloem, Alessandro Cimatti, Karin Greimel, Georg Hofferek, Robert Könighofer, Marco Roveri et al.
      Pages 425-429
      PDF
    6. Comfusy: A Tool for Complete Functional Synthesis
      Viktor Kuncak, Mikaël Mayer, Ruzica Piskac, Philippe Suter
      Pages 430-433
      PDF

  12. Session 9. Concurrent Program Verification I

    1. Universal Causality Graphs: A Precise Happens-Before Model for Detecting Bugs in Concurrent Programs
      Vineet Kahlon, Chao Wang
      Pages 434-449
      PDF
    2. Automatically Proving Linearizability
      Viktor Vafeiadis
      Pages 450-464
      PDF
    3. Model Checking of Linearizability of Concurrent List Implementations
      Pavol Černý, Arjun Radhakrishna, Damien Zufferey, Swarat Chaudhuri, Rajeev Alur
      Pages 465-479
      PDF
    4. Local Verification of Global Invariants in Concurrent Programs
      Ernie Cohen, Michał Moskal, Wolfram Schulte, Stephan Tobies
      Pages 480-494
      PDF
    5. Abstract Analysis of Symbolic Executions
      Aws Albarghouthi, Arie Gurfinkel, Ou Wei, Marsha Chechik
      Pages 495-510
      PDF

  13. Session 10. Compositional Reasoning

    1. Automated Assume-Guarantee Reasoning through Implicit Learning
      Yu-Fang Chen, Edmund M. Clarke, Azadeh Farzan, Ming-Hsien Tsai, Yih-Kuen Tsay, Bow-Yaw Wang
      Pages 511-526
      PDF
    2. Learning Component Interfaces with May and Must Abstractions
      Rishabh Singh, Dimitra Giannakopoulou, Corina Păsăreanu
      Pages 527-542
      PDF
    3. A Dash of Fairness for Compositional Reasoning
      Ariel Cohen, Kedar S. Namjoshi, Yaniv Sa’ar
      Pages 543-557
      PDF
    4. SPLIT: A Compositional LTL Verifier
      Ariel Cohen, Kedar S. Namjoshi, Yaniv Sa’ar
      Pages 558-561
      PDF

  14. Session 11. Tools

    1. A Model Checker for AADL
      Marco Bozzano, Alessandro Cimatti, Joost-Pieter Katoen, Viet Yen Nguyen, Thomas Noll, Marco Roveri et al.
      Pages 562-565
      PDF
    2. PESSOA: A Tool for Embedded Controller Synthesis
      Manuel Mazo Jr., Anna Davitian, Paulo Tabuada
      Pages 566-569
      PDF

About these proceedings

Keywords

Extension Simulation algorithms artificial neural network assembler computer aided verification concurrent algorithms formal methods hybrid systems learning machine code memory management policy monitoring proving verification

Editors and affiliations

  • Tayssir Touili
    • 1
  • Byron Cook
    • 2
  • Paul Jackson
    • 3
  1. 1.LIAFACNRS and University Paris DiderotParis Cedex 13France
  2. 2.Microsoft ResearchCambridgeUK
  3. 3.School of InformaticsUniversity of EdinburghEdinburghUK

Bibliographic information

  • DOI https://doi.org/10.1007/978-3-642-14295-6
  • Copyright Information Springer-Verlag Berlin Heidelberg 2010
  • Publisher Name Springer, Berlin, Heidelberg
  • eBook Packages Computer Science
  • Print ISBN 978-3-642-14294-9
  • Online ISBN 978-3-642-14295-6
  • Series Print ISSN 0302-9743
  • Series Online ISSN 1611-3349
  • Buy this book on publisher's site