Editors:
Part of the book series: Lecture Notes in Computer Science (LNCS, volume 5349)
Part of the book sub series: Theoretical Computer Science and General Issues (LNTCS)
Conference series link(s): PATMOS: International Workshop on Power and Timing Modeling, Optimization and Simulation
Conference proceedings info: PATMOS 2008.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsThis is a preview of subscription content, access via your institution.
Table of contents (48 papers)
-
Front Matter
-
Session 1: Low-Leakage and Subthreshold Circuits
-
Session 2: Low-Power Methods and Models
-
Session 3: Arithmetic and Memories
-
Session 4: Variability and Statistical Timing
-
Session 5: Synchronization and Interconnect
Other Volumes
-
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
About this book
Keywords
- CMOS
- DSP
- Filter
- FinFET
- active-mode leakage
- circuit analysis
- circuit design
- circuit optimization
- coloured petri net
- cryptography
- embedded system
- energy optimization
- energy saving
- field-effect transistor
- integrated circuit
Editors and Affiliations
-
Department of Computer Engineering, Chalmers University of Technology, Göteborg, Sweden
Lars Svensson
-
INESC-ID, Lisbon, Portugal
José Monteiro
Bibliographic Information
Book Title: Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Book Subtitle: 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008, Revised Selected Papers
Editors: Lars Svensson, José Monteiro
Series Title: Lecture Notes in Computer Science
DOI: https://doi.org/10.1007/978-3-540-95948-9
Publisher: Springer Berlin, Heidelberg
eBook Packages: Computer Science, Computer Science (R0)
Copyright Information: Springer-Verlag Berlin Heidelberg 2009
Softcover ISBN: 978-3-540-95947-2Published: 13 February 2009
eBook ISBN: 978-3-540-95948-9Published: 30 January 2009
Series ISSN: 0302-9743
Series E-ISSN: 1611-3349
Edition Number: 1
Number of Pages: XIII, 462
Topics: Logic Design, Processor Architectures, System Performance and Evaluation, Arithmetic and Logic Structures, Computer Memory Structure, Electronic Circuits and Systems