Advanced Parallel Processing Technologies

1. Front Matter

   PDF

2. Invited Talks

   1. Scalability for Petaflops systems

      • Arndt Bode

      Pages 1-1

      PDF

   2. Chip Multi-Threading and the SPARC Evolution

      • David W. Yen

      Pages 2-2

      PDF

   3. The Multicore Programming Challenge

      • Barbara Chapman

      Pages 3-3

      PDF

3. Session 1 – Advanced Microprocessor Architecture

   1. Replication-Based Partial Dynamic Scheduling on Heterogeneous Network Processors

      • Zhiyong Yu, Zhiyi Yang, Fan Zhang, Zhiwen Yu, Tuanqing Zhang

      Pages 4-13

      PDF

   2. The Optimum Location of Delay Latches Between Dynamic Pipeline Stages

      • Mahmoud Lotfi Anhar, Mohammad Ali Jabraeil Jamali

      Pages 14-17

      PDF

   3. A Novel Fault-Tolerant Parallel Algorithm

      • Panfeng Wang, Yunfei Du, Hongyi Fu, Haifang Zhou, Xuejun Yang, Wenjing Yang

      Pages 18-29

      PDF

   4. The Design on SEU-Tolerant Information Processing System of the On-Board-Computer

      • Huang Ying, Zhang Chun-yuan, Liu Dong, Li Yi, Weng Sheng-xin

      Pages 30-39

      PDF

   5. Balancing Thread Partition for Efficiently Exploiting Speculative Thread-Level Parallelism

      • Yaobin Wang, Hong An, Bo Liang, Li Wang, Ming Cong, Yongqing Ren

      Pages 40-49

      PDF

   6. Design and Implementation of a High-Speed Reconfigurable Modular Arithmetic Unit

      • Wei Li, Zibin Dai, Tao Chen, Tao Meng, Xuan Yang

      Pages 50-59

      PDF

   7. Virtual Disk Monitor Based on Multi-core EFI

      • Xizhe Zhang, Shensheng Zhang, Zijian Deng

      Pages 60-69

      PDF

   8. An Optimal Design Method for De-synchronous Circuit Based on Control Graph

      • Gang Jin, Lei Wang, Zhiying Wang, Kui Dai

      Pages 70-79

      PDF

   9. Evaluating a Low-Power Dual-Core Architecture

      • Yijun Liu, Pinghua Chen, Guobo Xie, Guangcong Liu, Zhenkun Li

      Pages 80-89

      PDF

4. Session 2 – Parallel Distributed System Architectures

   1. Reducing Storage Requirements in Accelerating Algorithm of Global BioSequence Alignment on FPGA

      • Fei Xia, Yong Dou

      Pages 90-99

      PDF

   2. Multi-cluster Load Balancing Based on Process Migration

      • XiaoYing Wang, ZiYu Zhu, ZhiHui Du, SanLi Li

      Pages 100-110

      PDF

   3. Property-Preserving Composition of Distributed System Components

      • K. S. Cheung, K. O. Chow

      Pages 111-120

      PDF

   4. A Distributed Scheduling Algorithm in Central-Stage Buffered Multi-stage Switching Fabrics

      • Yuxiang Hu, Fang Dong, Julong Lan

      Pages 121-130

      PDF

   5. Improving Recovery in Weak-Voting Data Replication

      • Luis H. García-Muñoz, Rubén de Juan-Marín, J. Enrique Armendáriz-Íñigo, Francesc D. Muñoz-Escoí

      Pages 131-140

      PDF

   6. Exploring Data Reusing of Failed Transaction

      • Shaogang Wang, Dan Wu, Xiaodong Yang, Zhengbin Pang

      Pages 141-150

      PDF

   7. A Parallel BSP Algorithm for Irregular Dynamic Programming

      • Malcolm Yoke Hean Low, Weiguo Liu, Bertil Schmidt

      Pages 151-160

      PDF

We are currently witnessing a proliferation in parallel and distributed processing technologies and applications. However, more new technologies have ushered in unprecented challenges to the research community across the range of high-performance computing, multi-core microprocessor architecture, networks and pervasive computing, as well as new paradigm computing issues. APPT 2007 was sponsored by the China Computer Federation, in cooperation with TCPP of the Institute for Electrical and Electronics Engineers (IEEE). The highly positive responses to the previous APPT workshops encouraged us to continue this international event. This year, APPT was upgraded to the International Symposium on Advanced Parallel Processing Technologies. However, it kept its traditional flavor by sharing of the underlying theories and applications, and the establishment of new and long-term collaborative channels. And it will continue to provide a forum for researchers, professionals, and industrial practitioners from around the world to report on new advances in high-performance architecture and software, as well as to identify issues and directions for research and development in the new era of evolving technologies. The success of APPT 2007 was a result of the hard work and planning of a large group of renowned researchers from around the world, who served on the Technical Program Committee and the Organizing Committee. Their invaluable efforts in developing this technical program are most gratefully acknowledged. In particular, we would like to thank the Program Co-chairs, Xin Chen, Xuejun Yang, and Albert Y. Zomaya.

• Hardware
• Processing
• algorithm
• algorithms
• distributed computing
• distributed systems
• grid computing
• load balancing
• microprocessor
• algorithm analysis and problem complexity

Policies and ethics