Skip to main content
Book cover
  • Conference proceedings
  • © 2018

Evolving OpenMP for Evolving Architectures

14th International Workshop on OpenMP, IWOMP 2018, Barcelona, Spain, September 26–28, 2018, Proceedings

Editors:

  1. Bronis R. de Supinski

    1. Lawrence Livermore National Laboratory, Livermore, USA

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  2. Pedro Valero-Lara

    1. Barcelona Supercomputing Center, Barcelona, Spain

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  3. Xavier Martorell

    1. Universitat Politècnica de Catalunya, Barcelona, Spain

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  4. Sergi Mateo Bellido

    1. Barcelona Supercomputing Center, Barcelona, Spain

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  5. Jesus Labarta

    1. Universitat Politècnica de Catalunya, Barcelona, Spain

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 11128)

Part of the book sub series: Programming and Software Engineering (LNPSE)

Conference series link(s): IWOMP: International Workshop on OpenMP

Conference proceedings info: IWOMP 2018.

Sections

eBook USD 54.99
Price excludes VAT (USA)
  • ISBN: 978-3-319-98521-3
  • Instant PDF download
  • Readable on all devices
  • Own it forever
  • Exclusive offer for individuals only
  • Tax calculation will be finalised during checkout
Softcover Book USD 69.99
Price excludes VAT (USA)
Learn about institutional subscriptions

This is a preview of subscription content, access via your institution.

Table of contents (16 papers)

  1. Front Matter

    Pages I-X
    PDF

  2. Best Paper

    1. Front Matter

      Pages 1-1
      PDF

    2. The Impact of Taskyield on the Design of Tasks Communicating Through MPI

      • Joseph Schuchart, Keisuke Tsugane, José Gracia, Mitsuhisa Sato
      Pages 3-17

  3. Loops and OpenMP

    1. Front Matter

      Pages 19-19
      PDF

    2. OpenMP Loop Scheduling Revisited: Making a Case for More Schedules

      • Florina M. Ciorba, Christian Iwainsky, Patrick Buder
      Pages 21-36

    3. A Proposal for Loop-Transformation Pragmas

      • Michael Kruse, Hal Finkel
      Pages 37-52

    4. Extending OpenMP to Facilitate Loop Optimization

      • Ian Bertolacci, Michelle Mills Strout, Bronis R. de Supinski, Thomas R. W. Scogland, Eddie C. Davis, Catherine Olschanowsky
      Pages 53-65

  4. OpenMP in Heterogeneous Systems

    1. Front Matter

      Pages 67-67
      PDF

    2. Manage OpenMP GPU Data Environment Under Unified Address Space

      • Lingda Li, Hal Finkel, Martin Kong, Barbara Chapman
      Pages 69-81

    3. OpenMP 4.5 Validation and Verification Suite for Device Offload

      • Jose Monsalve Diaz, Swaroop Pophale, Oscar Hernandez, David E. Bernholdt, Sunita Chandrasekaran
      Pages 82-95

    4. Trade-Off of Offloading to FPGA in OpenMP Task-Based Programming

      • Yutaka Watanabe, Jinpil Lee, Taisuke Boku, Mitsuhisa Sato
      Pages 96-110

  5. OpenMP Improvements and Innovations

    1. Front Matter

      Pages 111-111
      PDF

    2. Compiler Optimizations for OpenMP

      • Johannes Doerfert, Hal Finkel
      Pages 113-127

    3. Supporting Function Variants in OpenMP

      • S. John Pennycook, Jason D. Sewall, Alejandro Duran
      Pages 128-142

    4. Towards an OpenMP Specification for Critical Real-Time Systems

      • Maria A. Serrano, Sara Royuela, Eduardo Quiñones
      Pages 143-159

  6. OpenMP User Experiences: Applications and Tools

    1. Front Matter

      Pages 161-161
      PDF

    3. Visualization of OpenMP* Task Dependencies Using Intel® Advisor – Flow Graph Analyzer

      • Vishakha Agrawal, Michael J. Voss, Pablo Reble, Vasanth Tovinkere, Jeff Hammond, Michael Klemm
      Pages 175-188

    4. A Semantics-Driven Approach to Improving DataRaceBench’s OpenMP Standard Coverage

      • Chunhua Liao, Pei-Hung Lin, Markus Schordan, Ian Karlin
      Pages 189-202

  7. Tasking Evaluations

    1. Front Matter

      Pages 203-203
      PDF
Back to top

Other Volumes

  1. Evolving OpenMP for Evolving Architectures

Back to top

About this book

This book constitutes the proceedings of the 14th International Workshop on Open MP, IWOMP 2018, held in Barcelona, Spain, in September 2018.

The 16 full papers presented in this volume were carefully reviewed and selected for inclusion in this book. The papers are organized in topical sections named: best paper; loops and OpenMP; OpenMP in heterogeneous systems; OpenMP improvements and innovations; OpenMP user experiences: applications and tools; and tasking evaluations.

Back to top

Keywords

  • accelerators
  • computer architecture
  • data parallelism
  • GPU
  • multi core
  • multiprocessing
  • OpenMP
  • parallel programming
  • processors
  • program compilers
  • programming languages
  • programming models
  • shared memories
  • software engineering
  • specifications
  • task parallelism
  • applications
Back to top

Editors and Affiliations

  • Lawrence Livermore National Laboratory, Livermore, USA

    Bronis R. de Supinski

  • Barcelona Supercomputing Center, Barcelona, Spain

    Pedro Valero-Lara, Sergi Mateo Bellido

  • Universitat Politècnica de Catalunya, Barcelona, Spain

    Xavier Martorell, Jesus Labarta

Back to top

Bibliographic Information

  • Book Title: Evolving OpenMP for Evolving Architectures

  • Book Subtitle: 14th International Workshop on OpenMP, IWOMP 2018, Barcelona, Spain, September 26–28, 2018, Proceedings

  • Editors: Bronis R. de Supinski, Pedro Valero-Lara, Xavier Martorell, Sergi Mateo Bellido, Jesus Labarta

  • Series Title: Lecture Notes in Computer Science

  • DOI: https://doi.org/10.1007/978-3-319-98521-3

  • Publisher: Springer Cham

  • eBook Packages: Computer Science, Computer Science (R0)

  • Copyright Information: Springer Nature Switzerland AG 2018

  • Softcover ISBN: 978-3-319-98520-6Published: 29 August 2018

  • eBook ISBN: 978-3-319-98521-3Published: 19 September 2018

  • Series ISSN: 0302-9743

  • Series E-ISSN: 1611-3349

  • Edition Number: 1

  • Number of Pages: X, 253

  • Number of Illustrations: 103 b/w illustrations

  • Topics: Processor Architectures, Software Engineering, Logic Design, Models of Computation

Back to top
Access via your institution
eBook USD 54.99
Price excludes VAT (USA)
  • ISBN: 978-3-319-98521-3
  • Instant PDF download
  • Readable on all devices
  • Own it forever
  • Exclusive offer for individuals only
  • Tax calculation will be finalised during checkout
Softcover Book USD 69.99
Price excludes VAT (USA)
Learn about institutional subscriptions