Skip to main content
  • Conference proceedings
  • © 2018

Architecture of Computing Systems – ARCS 2018

31st International Conference, Braunschweig, Germany, April 9–12, 2018, Proceedings

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 10793)

Part of the book sub series: Theoretical Computer Science and General Issues (LNTCS)

Conference series link(s): ARCS: International Conference on Architecture of Computing Systems

Conference proceedings info: ARCS 2018.

Buying options

eBook USD 64.99
Price excludes VAT (USA)
  • ISBN: 978-3-319-77610-1
  • Instant PDF download
  • Readable on all devices
  • Own it forever
  • Exclusive offer for individuals only
  • Tax calculation will be finalised during checkout
Softcover Book USD 84.00
Price excludes VAT (USA)

This is a preview of subscription content, access via your institution.

Table of contents (23 papers)

  1. Front Matter

    Pages I-XV
  2. Multicore Systems

    1. Front Matter

      Pages 43-43
    2. Closed Loop Controller for Multicore Real-Time Systems

      • Johannes Freitag, Sascha Uhrig
      Pages 45-56
    3. Optimization of the GNU OpenMP Synchronization Barrier in MPSoC

      • Maxime France-Pillois, Jérôme Martin, Frédéric Rousseau
      Pages 57-69
  3. Analysis and Optimization

    1. Front Matter

      Pages 71-71
    2. Ampehre: An Open Source Measurement Framework for Heterogeneous Compute Nodes

      • Achim Lösch, Alex Wiens, Marco Platzner
      Pages 73-84
    3. A Hybrid Approach for Runtime Analysis Using a Cycle and Instruction Accurate Model

      • Sebastian Rachuj, Christian Herglotz, Marc Reichenbach, André Kaup, Dietmar Fey
      Pages 85-96
  4. On-chip and Off-chip Networks

    1. Front Matter

      Pages 97-97
    2. A CAM-Free Exascalable HPC Router for Low-Energy Communications

      • Caroline Concatto, Jose A. Pascual, Javier Navaridas, Joshua Lant, Andrew Attwood, Mikel Lujan et al.
      Pages 99-111
    3. Lightweight Hardware Synchronization for Avoiding Buffer Overflows in Network-on-Chips

      • Martin Frieb, Alexander Stegmeier, Jörg Mische, Theo Ungerer
      Pages 112-126
    4. CaCAO: Complex and Compositional Atomic Operations for NoC-Based Manycore Platforms

      • Sven Rheindt, Andreas Schenk, Akshay Srivatsa, Thomas Wild, Andreas Herkersdorf
      Pages 139-152
  5. Memory Models and Systems

    1. Front Matter

      Pages 153-153
    2. Redundant Execution on Heterogeneous Multi-cores Utilizing Transactional Memory

      • Rico Amslinger, Sebastian Weis, Christian Piatka, Florian Haas, Theo Ungerer
      Pages 155-167
    3. Improving the Performance of STT-MRAM LLC Through Enhanced Cache Replacement Policy

      • Pierre-Yves Péneau, David Novo, Florent Bruguier, Lionel Torres, Gilles Sassatelli, Abdoulaye Gamatié
      Pages 168-180
    4. On Automated Feedback-Driven Data Placement in Multi-tiered Memory

      • T. Chad Effler, Adam P. Howard, Tong Zhou, Michael R. Jantz, Kshitij A. Doshi, Prasad A. Kulkarni
      Pages 181-194

Other Volumes

  1. Architecture of Computing Systems – ARCS 2018

    31st International Conference, Braunschweig, Germany, April 9–12, 2018, Proceedings

About this book

This book constitutes the proceedings of the 31st International Conference on Architecture of Computing Systems, ARCS 2018, held in Braunschweig, Germany, in April 2018.

The 23 full papers presented in this volume were carefully reviewed and selected from 53 submissions. ARCS has always been a conference attracting leading-edge research outcomes in Computer Architecture and Operating Systems, including a wide spectrum of topics ranging from embedded and real-time systems all the way to large-scale and parallel systems.

Keywords

  • Computer systems organization
  • Reconfigurable logic and FPGAs
  • Embedded and cyber-physical systems
  • Heterogeneous (hybrid) systems
  • Multicore architectures
  • Fault tolerance
  • Dependable and fault-tolerant systems and networks
  • Multicore architectures
  • Self-organizing autonomic computing
  • Tool support for performance optimization and debugging
  • Power management
  • Operating systems
  • Programming models and runtimes
  • Middleware
  • Computer architecture
  • Microprocessor chips
  • Processors
  • Wireless telecommunication networks
  • Telecommunication traffic
  • Wireless sensor networks

Editors and Affiliations

  • Chair for Chip Design for Embedded Computing, Technische Universität Braunschweig, Braunschweig, Germany

    Mladen Berekovic, Rainer Buchty

  • Institute of Computer Engineering, Universität zu Lübeck, Lübeck, Germany

    Heiko Hamann

  • School of Computer Science, The University of Manchester, Manchester, United Kingdom

    Dirk Koch

  • Institute for Information Technology and Communications, Otto-von-Guericke Universität Magdeburg, Magdeburg, Germany

    Thilo Pionteck

Bibliographic Information

Buying options

eBook USD 64.99
Price excludes VAT (USA)
  • ISBN: 978-3-319-77610-1
  • Instant PDF download
  • Readable on all devices
  • Own it forever
  • Exclusive offer for individuals only
  • Tax calculation will be finalised during checkout
Softcover Book USD 84.00
Price excludes VAT (USA)