Advertisement

Correct Hardware Design and Verification Methods

13th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2005, Saarbrücken, Germany, October 3-6, 2005. Proceedings

  • Dominique Borrione
  • Wolfgang Paul
Conference proceedings CHARME 2005

Part of the Lecture Notes in Computer Science book series (LNCS, volume 3725)

Table of contents

  1. Front Matter
  2. Invited Talks

  3. Tutorial

    1. Thomas In der Rieden, Dirk Leinenbach, Wolfgang Paul
      Pages 3-4
  4. Functional Approaches to Design Description

    1. Emil Axelsson, Koen Claessen, Mary Sheeran
      Pages 5-19
    2. Warren A. Hunt Jr., Erik Reeber
      Pages 20-34
  5. Game Solving Approaches

    1. Stefan Staber, Barbara Jobstmann, Roderick Bloem
      Pages 35-49
    2. Arindam Chakrabarti, Krishnendu Chatterjee, Thomas A. Henzinger, Orna Kupferman, Rupak Majumdar
      Pages 50-64
  6. Abstraction

    1. Arie Gurfinkel, Marsha Chechik
      Pages 65-80
    2. Liang Zhang, Mukul R. Prasad, Michael S. Hsiao
      Pages 81-96
  7. Algorithms and Techniques for Speeding (DD-Based) Verification 1

  8. Real Time and LTL Model Checking

    1. Leslie Lamport
      Pages 162-175
    2. Hana Chockler, Kathi Fisler
      Pages 176-190
    3. Doron Bustan, Alon Flaisher, Orna Grumberg, Orna Kupferman, Moshe Y. Vardi
      Pages 191-206
  9. Algorithms and Techniques for Speeding Verification 2

  10. Evaluation of SAT-Based Tools

    1. Nina Amla, Xiaoqun Du, Andreas Kuehlmann, Robert P. Kurshan, Kenneth L. McMillan
      Pages 254-268
  11. Model Reduction

    1. Hari Mony, Jason Baumgartner, Adnan Aziz
      Pages 269-284
    2. Ou Wei, Arie Gurfinkel, Marsha Chechik
      Pages 285-300
  12. Verification of Memory Hierarchy Mechanisms

    1. Iakov Dalinger, Mark Hillebrand, Wolfgang Paul
      Pages 301-316
    2. Sudhindra Pandav, Konrad Slind, Ganesh Gopalakrishnan
      Pages 317-331
  13. Short Papers

    1. Ritwik Bhattacharya, Steven German, Ganesh Gopalakrishnan
      Pages 332-335
    2. Christian Ferdinand, Reinhold Heckmann
      Pages 336-339
    3. Biniam Gebremichael, Frits Vaandrager, Miaomiao Zhang, Kees Goossens, Edwin Rijpkema, Andrei Rădulescu
      Pages 345-348
    4. Daniel Große, Rolf Drechsler
      Pages 349-353
    5. Subramanian K. Iyer, Jawahar Jain, Mukul R. Prasad, Debashis Sahoo, Thomas Sidle
      Pages 354-358
    6. Tsachy Kapschitz, Ran Ginosar
      Pages 359-362
    7. Panagiotis Manolios, Sudarshan K. Srinivasan
      Pages 363-366
    8. Petr Matoušek, Aleš Smrčka, Tomáš Vojnar
      Pages 371-375
    9. Oliver Pell, Wayne Luk
      Pages 380-383
    10. Mona Safar, M. Watheq El-Kharashi, Ashraf Salem
      Pages 384-387
    11. Debashis Sahoo, Jawahar Jain, Subramanian K. Iyer, David Dill, E. Allen Emerson
      Pages 388-392
    12. ShengYu Shen, Ying Qin, SiKun Li
      Pages 393-397
    13. William D. Young
      Pages 402-405
  14. Back Matter

About these proceedings

Keywords

Hardware algorithm algorithms model model checking verification

Editors and affiliations

  • Dominique Borrione
    • 1
  • Wolfgang Paul
    • 2
  1. 1.TIMA LaboratoryVDS GroupGrenobleFrance
  2. 2.Computer Science Dept.Saarland UniversitySaarbrückenGermany

Bibliographic information

  • DOI https://doi.org/10.1007/11560548
  • Copyright Information Springer-Verlag Berlin Heidelberg 2005
  • Publisher Name Springer, Berlin, Heidelberg
  • eBook Packages Computer Science
  • Print ISBN 978-3-540-29105-3
  • Online ISBN 978-3-540-32030-2
  • Series Print ISSN 0302-9743
  • Series Online ISSN 1611-3349
  • Buy this book on publisher's site