Authors:
Focus on the increasing importance of memory system design in embedded systems
Solutions to the problems of energy-inefficient and slow memory systems with unpredictable access times
Demonstration of the benefits of exploiting architectural features at the compiler level
Unified overview and representation of memory and processor timing, energy and simulation models
The first book to consider the positive effects of scratchpad memories on worst case execution time analysis
Buy it now
Buying options
Tax calculation will be finalised at checkout
Other ways to access
This is a preview of subscription content, access via your institution.
Table of contents (8 chapters)
-
Front Matter
-
Back Matter
About this book
Fast, Efficient and Predictable Memory Accesses presents techniques for designing fast, energy-efficient and timing predictable memory systems. By using a careful combination of compiler optimizations and architectural improvements, we can achieve more than what would be feasible at one of the levels in isolation. The described optimization algorithms achieve the goals of high performance and low energy consumption. In addition to these benefits, the use of scratchpad memories significantly improves the timing predictability of the entire system, leading to tighter worst case execution time bounds (WCET). The WCET is a relevant design parameter for all timing critical systems. In addition, the book covers algorithms to exploit the power down modes of main memories in SDRAM technology, as well as the execute-in-place feature of Flash memories. The final chapter considers the impact of the register file, which is also part of the memory hierarchy.
Authors and Affiliations
-
University of Dortmund, Germany
Lars Wehmeyer, Peter Marwedel
About the authors
Bibliographic Information
Book Title: Fast, Efficient and Predictable Memory Accesses
Book Subtitle: Optimization Algorithms for Memory Architecture Aware Compilation
Authors: Lars Wehmeyer, Peter Marwedel
DOI: https://doi.org/10.1007/1-4020-4822-X
Publisher: Springer Dordrecht
eBook Packages: Engineering, Engineering (R0)
Copyright Information: Springer Science+Business Media B.V. 2006
Hardcover ISBN: 978-1-4020-4821-0Published: 12 July 2006
Softcover ISBN: 978-90-481-7200-9Published: 19 October 2010
eBook ISBN: 978-1-4020-4822-7Published: 08 September 2006
Edition Number: 1
Number of Pages: XII, 258
Topics: Circuits and Systems, Computer System Implementation, Operating Systems, Processor Architectures, Optical and Electronic Materials, Electronics and Microelectronics, Instrumentation