Skip to main content
SpringerLink
Log in

High Performance Computing - HiPC 2004

11th International Conference, Bangalore, India, December 19-22, 2004, Proceedings

  • Conference proceedings
  • © 2005

Overview

Editors:
  1. Luc Bougé

    1. IRISA/ENS Cachan, Campus de Beaulieu, Rennes Cedex, France

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  2. Viktor K. Prasanna

    1. Department of Electrical Engineering, University of Southern California, Los Angeles, USA

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 3296)

Included in the following conference series:

Conference proceedings info: HiPC 2004.

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (54 papers)

  1. Session II - Compilers and Runtime Systems

    1. Sparse Matrices in Matlab*P: Design and Implementation

      • Viral Shah, John R. Gilbert
      Pages 144-155

  2. Session III - High-Performance Scientific Applications

    1. Architecture and Early Performance of the New IBM HPS Fabric and Adapter

      • Rama K Govindaraju, Peter Hochschild, Don Grice, Kevin Gildea, Robert Blackmore, Carl A Bender et al.
      Pages 156-165

    2. Scheduling Many-Body Short Range MD Simulations on a Cluster of Workstations and Custom VLSI Hardware

      • J. V. Sumanth, David R. Swanson, and Hong Jiang
      Pages 166-175

    3. Performance Characteristics of a Cosmology Package on Leading HPC Architectures

      • Jonathan Carter, Julian Borrill, Leonid Oliker
      Pages 176-188

    4. A Dynamic Geometry-Based Shared Space Interaction Framework for Parallel Scientific Applications

      • Li Zhang, Manish Parashar
      Pages 189-199

    5. Earthquake Engineering Problems in Parallel Neuro Environment

      • Sanjay Singh, S V Barai
      Pages 200-210

    6. Parallel Simulation of Carbon Nanotube Based Composites

      • Jyoti Kolhe, Usha Chandra, Sirish Namilae, Ashok Srinivasan, Namas Chandra
      Pages 211-221

  3. Session IV - Peer-to-Peer and Storage Systems

    1. Design of a Robust Search Algorithm for P2P Networks

      • Niloy Ganguly, Geoff Canright, Andreas Deutsch
      Pages 222-231

    2. Efficient Immunization Algorithm for Peer-to-Peer Networks

      • Hao Chen, Hai Jin, Jianhua Sun, Zongfen Han
      Pages 232-241

    3. Leveraging Public Resource Pools to Improve the Service Compliances of Computing Utilities

      • Shah Asaduzzaman, Muthucumaru Maheswaran
      Pages 242-251

    4. Plethora: An Efficient Wide-Area Storage System

      • Ronaldo A. Ferreira, Ananth Grama, Suresh Jagannathan
      Pages 252-261

    5. iSAN – An Intelligent Storage Area Network Architecture

      • Ganesh Narayan, K. Gopinath
      Pages 262-273

  4. Session V - High-Performance Processors and Routers

    1. Static Techniques to Improve Power Efficiency of Branch Predictors

      • Tao Zhang, Weidong Shi, Santosh Pande
      Pages 274-285

    2. Realistic Workload Scheduling Policies for Taming the Memory Bandwidth Bottleneck of SMPs

      • Christos D. Antonopoulos, Dimitrios S. Nikolopoulos, Theodore S. Papatheodorou
      Pages 286-296

    3. A Parallel State Assignment Algorithm for Finite State Machines

      • David A. Bader, Kamesh Madduri
      Pages 297-308

    4. A Novel Scheme to Reduce Burst-Loss and Provide QoS in Optical Burst Switching Networks

      • Ashok K. Turuk, Rajeev Kumar
      Pages 309-318

    5. Single FU Bypass Networks for High Clock Rate Superscalar Processors

      • Aneesh Aggarwal
      Pages 319-332

    6. DSP Implementation of Real-Time JPEG2000 Encoder Using Overlapped Block Transferring and Pipelined Processing

      • Byeong-Doo Choi, Min-Cheol Hwang, Ju-Hun Nam, Kyung-Hoon Lee, Sung-Jea Ko
      Pages 333-341

  5. Session VI - Grids and Storage Systems

    1. Dynamic Load Balancing for a Grid Application

      • Menno Dobber, Ger Koole, Rob van der Mei
      Pages 342-352

    2. Load Balancing for Hierarchical Grid Computing: A Case Study

      • Chunxi Chen, Bertil Schmidt
      Pages 353-362
Back to top

Other volumes

  1. High Performance Computing - HiPC 2004

Keywords

Editors and Affiliations

  • IRISA/ENS Cachan, Campus de Beaulieu, Rennes Cedex, France

    Luc Bougé

  • Department of Electrical Engineering, University of Southern California, Los Angeles, USA

    Viktor K. Prasanna

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation