Advertisement

Layout Minimization of CMOS Cells

  • Robert L. Maziasz
  • John P. Hayes

Table of contents

  1. Front Matter
    Pages i-xiii
  2. Robert L. Maziasz, John P. Hayes
    Pages 1-25
  3. Robert L. Maziasz, John P. Hayes
    Pages 27-48
  4. Robert L. Maziasz, John P. Hayes
    Pages 49-75
  5. Robert L. Maziasz, John P. Hayes
    Pages 77-103
  6. Robert L. Maziasz, John P. Hayes
    Pages 105-132
  7. Robert L. Maziasz, John P. Hayes
    Pages 133-152
  8. Robert L. Maziasz, John P. Hayes
    Pages 153-155
  9. Back Matter
    Pages 157-169

About this book

Introduction

The layout of an integrated circuit (lC) is the process of assigning geometric shape, size and position to the components (transistors and connections) used in its fabrication. Since the number of components in modem ICs is enormous, computer­ aided-design (CAD) programs are required to automate the difficult layout process. Prior CAD methods are inexact or limited in scope, and produce layouts whose area, and consequently manufacturing costs, are larger than necessary. This book addresses the problem of minimizing exactly the layout area of an important class of basic IC structures called CMOS cells. First, we precisely define the possible goals in area minimization for such cells, namely width and height minimization, with allowance for area-reducing reordering of transistors. We reformulate the layout problem in terms of a graph model and develop new graph-theoretic concepts that completely characterize the fundamental area minimization problems for series-parallel and nonseries-parallel circuits. These concepts lead to practical algorithms that solve all the basic layout minimization problems exactly, both for a single cell and for a one-dimensional array of such cells. Although a few of these layout problems have been solved or partially solved previously, we present here the first complete solutions to all the problems of interest.

Keywords

CMOS Programmable Logic circuit complexity computer integrated circuit logic manufacturing model transistor

Authors and affiliations

  • Robert L. Maziasz
    • 1
  • John P. Hayes
    • 1
  1. 1.The University of MichiganUSA

Bibliographic information

  • DOI https://doi.org/10.1007/978-1-4615-3624-6
  • Copyright Information Kluwer Academic Publishers 1992
  • Publisher Name Springer, Boston, MA
  • eBook Packages Springer Book Archive
  • Print ISBN 978-1-4613-6611-9
  • Online ISBN 978-1-4615-3624-6
  • Series Print ISSN 0893-3405
  • Buy this book on publisher's site