Abstract
In this work, compact current modeling of field-effect transistors (FETs) with transferred graphene channel grown by using chemical vapor deposition is presented. A highly-doped silicon substrate is used as a back gate, channels are defined by using electron-beam lithography, and the channel length of the transistor is scaled down to 20 nm. The DC characteristics of the scaled graphene transistors are observed by considering the source/drain series resistances. In compact modeling of graphene FETs, an electron-hole puddle existing near the charge-neutral region (Dirac point) is considered at a low carrier density while the velocity saturation effect due to surface polar phonon scattering is included at a high carrier density.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
J. Lee, H.-J. Chung, J. Lee, H. Shin, H. Yang, S.-H. Lee, S. Seo, J. Shin, U. Chung, I. Yoo and K. Kim, in IEEE Electron Devices Meeting (IEDM) (San Francisco, CA, December 6–8, 2010), p. 23. 5.1.
K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, Y. Zhang, S. V. Dubonos, I. V. Grigorieva and A. A. Firsov, Science 306, 666 (2004).
A. K. Geim and K. S. Novoselov, Nat. Mater. 6, 183 (2007).
F. Chen, J. Xia, D. K. Ferry and N. Tao, Nano Lett. 9, 2571 (2009).
M. C. Lemme, T. J. Echtermeyer, M. Baus and H. Kurz, IEEE Electron Device Lett. 28, 282 (2007).
I. Meric, N. Baklitskaya, P. Kim and K. L. Shepard, in IEEE Electron Devices Meeting (IEDM) (San Francisco, California, December 6–8, 2008), p. 1.
Y. -M. Lin, C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H.-Y. Chiu, A. Grill and P. Avouris, Science 327, 662 (2010).
J. S. Moon, D. Curtis, M. Hu, D. Wong, C. McGuire, P. M. Campbell, G. Jernigan, J. L. Tedesco, B. VanMil, R. Myers-Ward, C. Eddy and D. K. Gaskill, IEEE Electron Device Lett. 30, 650 (2009).
I. Meric, M. Y. Han, A. F. Young, B. Ozyilmaz, P. Kim and K. L. Shepard, Nat. Nanotechnol. 3, 654 (2008).
S. A. Thiele, J. A. Schaefer and F. Schwierz, J. Appl. Phys. 107, 094505 (2010).
K. S. Kim, Y. Zhao, H. Jang, S. Y. Lee, J. M. Kim, K. S. Kim, J.-H. Ahn, P. Kim, J.-Y. Choi and B. H. Hong, Nature 457, 706 (2009).
V. E. Dorgan, M.-H. Bae and E. Pop, Appl. Phys. Lett. 97, 082112 (2010).
C. Zhihong and J. Appenzeller, in IEEE Electron Devices Meeting (IEDM) (San Francisco, California, December 6–8, 2008), p. 1.
H. Shu-Jen, S. Yanning, A. A. Bol, W. Haensch and C. Zhihong, Symposium on VLSI Technology (Honolulu, Hawaii, June 15–17, 2010), p. 231.
B. Iñiguez, R. Picos, I. Kwon, M. S. Shur, T. A. Fjeldly and K. Lee, J. Semicond. Technol. Sci. 4, 141 (2004).
Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices (Cambridge University Press, Cambridge, U.K., 1998).
Y. Oh and J. Eom, J. Korean Phys. Soc. 59, 124 (2011).
S. Adam, E. H. Hwang, V. M. Galitski and S. D. Sarma, Proc. Natl. Acad. Sci. U.S.A. 104, 18392 (2007).
J. Chauhan and J. Guo, Appl. Phys. Lett. 95, 023120 (2009).
V. Perebeinos and P. Avouris, Phys. Rev. B 81, 195442 (2010).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Lee, J., Shin, H., Chung, HJ. et al. Compact modeling of extremely scaled graphene FETs. Journal of the Korean Physical Society 61, 1797–1801 (2012). https://doi.org/10.3938/jkps.61.1797
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.3938/jkps.61.1797