Please copy and paste this embed script to where you want to embed

Q1) Convert D-FF into divide by 2. What is the max clock frequency the circuit can handle, given the following information? T_setup= 6nS T_hold = 2nS T_propagation = 10nS

Answer: Q1 Divide by 2 Qbar is connected to D input , Clock to be divided goes on to CLK input. We tap the input from Q output. The max frequency is 1/16nS Q1: Ans Circuit: Connect Qbar to D and apply the clk at clk of DFF and take the O/P at Q. It gives freq/2. Max. Freq of operation: 1/ (propagation delay+setup time) = 1/16ns = 62.5 MHz

Question(2) Why do we gradually increase the size of inverters in buffer design when trying to drive a high capacitive load? Why not give the output of a circuit to one large inverter

Ans(2) We cannot use a big inverter to drive a large output capacitance because, who will drive the big inverter? The signal that has to drive the output cap will now see a larger gate capacitance of the BIG inverter.So this results in slow raise or fall times .A unit inverter can drive approximately an inverter thats 4 times bigger in size. So say we need to drive a cap of 64 unit inverter then we try to keep the sizing like say 1,4,16,64 so that each inverter sees a same ratio of output to input cap. This is the prime reason behind going for progressive sizing.

Q(3) Why don't we use only an NMOS or a PMOS in a Transmission gate? Ans(3) Using only an nmos will result in an poor 1. Why is it so? Assume the gate voltage on NMOS is 5V. If we connect Drain to 5V, and the source is initially at 0, NMOS will turn on as long as there Vgs >Vth, this means, once the source reaches 4.3V (Assuming Vth=0.7), the nmos will turn off and there will be no more increase in source voltage.Similarly the opposite happens with PMOS, it doesn't give us a clean 0, but it can give a full 5V. So we use a combination of both NMOS and PMOS so that our signal doesn't get degraded by Vth on either side of VDD and GND.

ANSWER : Q3 PMOS degrades Logic 0 & NMOS degrades logic 1 To restore the logic levels to full, both NMOS & pMOS will be used together in TG

Question(4) Is there in Hold violation in the Circuit of Q1? Describe clearly when there will be Hold violation wrt to the given data and how we can solve it in circuit level? Answer(4) There is no hold vioaltion in the given circuit. As the hold time is less than the propagation delay. Otherwise buffers(even number ofinverters) will be used in the feedback path in order delay the feedback reaching back the input.

Q(5) In CMOS technology, in digital design, why do we design the size of pmos to be higher than the nmos.What determines the size of pmos wrt nmos. Though this is a simple question try to list all the reasons possible..

Ans(5) In PMOS the carriers are holes whose mobility is less[ aprrox half ] than the electrons, the carriers in NMOS. That means PMOS is slower than an NMOS. In CMOS technology, nmos helps in pulling down the output to ground ann PMOS helps in pulling up the output to Vdd. If the sizes of PMOS and NMOS are the same, then PMOS takes long time to charge up the output node. If we have a larger PMOS than there will be more carriers to charge the node quikly and overcome the slow nature of PMOS . Basically we do all this to get equal rise and fall times for the output node.

Why PMOS and NMOS are sized equally in a Transmission Gates In Transmission Gate, PMOS and NMOS aid each other rather competing with each other. Thats the reason why we need not size them like in CMOS. In CMOS design we have NMOS and PMOS competing which is the reason we try to size them proportional to their mobility.

Q(6) How many unique boolean fucntions can be there for n number of inputs?

Ans(6) Number of unique boolean function for n variables is 2^(2^n). I did this by taking n=1,2 and applied the theory of induction. Srikanth, If you can explain it ,would be great... A good question this one, since at first look I thought the answer to be 2^n....

Ans (6)

For n number of inputs, the possible number of min terms or max terms, k = 2^n To form any bollean function, we can take any combination of these. So possible boolean functions = kc0 + kc1 + kc2 ...+kck = 2^k = 2^2^n

Q7 Design a sequential circuit which cuts the every second pulse from the input(clk)? Hint: If we think in other way, it is nothing but frequency devider by 2 , But with 25% Duty cycle!!!

A7) First do a Divide by 2 counter, ie connect Qbar to D input of FF. Connect the Q output and CLK to a 2 input AND gate, this will gives us a divide by 2 clock with 25% duty cycle. Ans 7 First do a Divide by 2 counter, ie connect Qbar to D input of FF. Connect the Q output and CLK to a 2 input AND gate, this will gives us a divide by 2 clock with 25% duty cycle. Explanation: When we are solving this type of Qs, we should try to draw the input and Output waveforms and try to obtain some relation between them. Suppose in Q7 only first part is given, you can draw the waveform with 25% Duty cycle and then start trying to corelate it with any of the familiar waveforms like is it some counters o/p or sthg or obtained by doing some basic operations etc....Once we start think in that way, we should be able to get some idea But for this, lots of practise is required

Question8 Design all the basic gates(NOT,AND,OR,NAND,NOR,XOR,XNOR) using 2:1 Multiplexer. Using 2:1 Mux, (2 inputs, 1 output and a select line) (a) NOT Give the input at the select line and connect I0 to 1 & I1 to 0. So if A is 1, we will get I1 that is 0 at the O/P. (b) AND Give input A at the select line and 0 to I0 and B to I1. O/p is A & B (c) OR Give input A at the select line and 1 to I1 and B to I0. O/p will be A | B (d) NAND AND + NOT implementations together (e) NOR OR + NOT implementations together (f) XOR A at the select line B at I0 and ~B at I1. ~B can be obtained from (a) (g) XNOR A at the select line B at I1 and ~B at I0

Q9 N number of XNOR gates are connected in series such that the N inputs (A0,A1,A2......AN-1) are given in the following way: A0 & A1 to first XNOR gate and A2 & O/P of First XNOR to second XNOR gate and so on..... Nth XNOR gates output is final output. How does this circuit work? Explain in detail? Ans9 If N=Odd, the circuit acts as even parity detector, ie the output will 1 if there are even number of 1's in the N input...This could also be called as odd parity generator since with this additional 1 as output the total number of 1's will be ODD If N=Even, just the opposite, it will be Odd parity detector or Even Parity Generator... N = odd, it acts as XNOR(odd parity generator) if N = even, it acts as XOR(even parity generator).

Can any one explain me the significance of current mirror? Current mirrors are the most widely use analog circuit. Most of the transistors in an analog integrated circuit are parts of current mirrors. Various Applications: 1. Current mirrors are used as current sources in ICs. An ideal current source has an infinite output impedance. That is, the output current does not change, even for large swings in output voltage. delta I/delta V = 0. That's high impedance. 2. The current mirroes are used for biasing and as loads in case of Amplifiers. A current source is equal to a very high resistive load(as mentioned in 1), If u use the same value resistor, it occupies too much of the area. A typical current mirror cicuit can be designed by using either BJTs or MOSFETs

Q10) All of us know how an inverter works. What happens when the PMOS and NMOS are interchanged with one another in an inverter

Answer:Q10 If the source & drain also connected properly...it acts as a buffer. But suppose input is logic 1 O/P will be degraded 1 Similarly degraded 0;

Q11)

Give 5 important Design techniques you would follow when doing a Layout for Digital Circuits

Q12) What is Latch Up? How do you avoid Latch Up?

Answer:Q12

Coming to latchup problem, If you look at the cross cectional view of any inverter, there is a positive feedback between a NPN and PNP transistor which results in latch up problem.This positive feedback results in excessive current which ultimately destroys the device. These NPN and PNP transistors are formed from the p+/n+ source/drains, p/n well and substrates. As mentioned the NPN & PNP transistors form a triode & whose charecterstics demand high current,,,it damages the circuit,,, One of the solution to avoid this is : Usage of Gaurd rings.

Q13) Implement the following circuits: (a) 3 input NAND gate using min no of 2 input NAND Gates (b) 3 input NOR gate using min no of 2 inpur NOR Gates (c) 3 input XNOR gate using min no of 2 inpur XNOR Gates

Answer: Q13

Assuming 3 inputs A,B,C 3 input NAND: Connect : i) A and B to the first NAND gate ii) Output of first Nand gate is given to the two inputs of the second NAND gate (this basically realises the inverter functionality) iii) Output of second NAND gate is given to the input of the third NAND gate, whose other input is C ((A NAND B) NAND (A NAND B)) NAND C Thus, can be implemented using '3' 2-input NAND gates. I guess this is the minimum number of gates that need to be used. 3 input NOR: Same as above just interchange NAND with NOR ((A NOR B) NOR (A NOR B)) NOR C 3 input XNOR: Same as above except the inputs for the second XNOR gate, Output of the first XNOR gate is one of the inputs and connect the second input to ground or logical '0' ((A XNOR B) XNOR 0)) XNOR C

Q14: An assembly line has 3 fail safe sensors and one emergency shutdown switch. The line should keep moving unless any of the following conditions arise: (i) If the emergency switch is pressed (ii) If the senor1 and sensor2 are activated at the same time. (iii) If sensor 2 and sensor3 are activated at the same time. (iv) If all the sensors are activated at the same time Suppose a combinational circuit for above case is to be implemented only with NAND Gates. How many minimum number of 2 input NAND gates are required? ANS: 14 No of 2-input NAND Gates required = 6

Q15: What is race-around condition? Explain in it in case of R-S Latch and solution to avoid that? Ans: 15 The race around conidtion is : O/P osciallting between 0s & 1s. This problem will occur in Latches especially if the clock is high for long time. I can explain in case of J-K Latch Suppose J=K=1 & O/P = Compliment of prev state (Q(t+1) = Q(t)') So as far as clock is high, O/P oscialltes between 0 & 1 To avoid this, they use Master-Slave configuration

Q16: What is metastability? When/why it will occur? Different ways to avoid this?

Ans : Q16 Metastable state: A un-known state in between the two logical known states. This will happen if the O/P cap is not allowd to charge/discharge fully to the required loigcal levels. One of the cases is: If there is a setup time violation, metastability will occur, To avoid this, a series of FFs is used (normmly 2 or 3) which will remove the intermediate states. the metastability will occur if there is any timing violations. That means we are not allowing the cap to charge/discharge to the full level. We are clocking at some intermediate level. So the O/P will go to metastable state..and slowly comes back to any of the valid levels,bcoz of some flickering. So we are actually increasing the propagation delay of the FF. So if we use one more FF , The output from the first flip flop may go valid, before the second flip flop is clocked. Adding yet another flip flop will reduce the probability that its output will be unstable even more

Q17: Give the basic schematic of Set-Reset Latch with NOR gates. Explain the functionality with truth tables. Which input combination is not allowed. Change the same to provide clock enable. Try with NAND gate also. Which I/P combination is not allowed? Some notes on S-R Latch: Latches How can we make a circuit out of gates that is not combinatorial? The answer is feed-back, which means that we create loops in the circuit diagrams so that output values depend, indirectly, on themselves. If such feed-back is positive then the circuit tends to have stable states, and if it is negative the circuit will tend to oscillate. A latch has positive feedback. Here is an example of a simple latch: This latch is called SR-latch, which stands for set and reset.

It is not practical to use the methods that we have used to describe combinatorial circuits to describe the behavior of the SR-latch. Later, we will show a method for describing flip-flops and clocked sequential circuits. For now, we just rely on our intuition to describe how latches work. The SR-latch is meant to have at most one of its inputs equal to 1 at any time. When both of its inputs are 0 it has two different stable states possible. Either x is 0, in which case we have the following signal values: or else x is 1, in which case we have the following signal values: The actual value depends on the history of input values as we will show next. Now suppose that s is 1 (and therefore r is 0 since we allow at most one input to be 1 at any time). We get the following signal values: The 1 on the s input makes sure the output of the upper nor-gate is 0, and the two 0s on the input of the lower nor-gate make sure the x output is 1. Now suppose the s input goes from 1 to 0, while the r input remains at 0. The second input of the upper nor-gate is 1, so the transition from 1 to 0 of the s input, does not make any difference. The x output remains at 1. In this case, if the s and r inputs are both 0, there is only one possible stable state, the one that gives x the value 1. Conversely, suppose that r is 1 (and therefore s is 0 since we allow at most one input to be 1 at any time). We get the following signal values: The 1 on the r input makes sure the x output is 0, and the two 0s on the input of the upper nor-gate make sure the output of the upper nor-gate is 0. Now suppose the r input goes from 1 to 0, while the s input remains at 0. The second input of the lower nor-gate is 1, so the transition from 1 to 0 of the r input, does not make any difference. The output of the upper nor-gate remains at 1. In this case, if the s and r inputs are both 0, there is only one possible stable state, the one that gives x the value 0. From the discussion above, we conclude that the SR-latch is able to remember the last state of the inputs, in the sense that it remembers which of the two inputs, s or r, last had the value of 1.

Q18: Give the state machine for a serial two's complimenter? Then design the complete circuit using DFF? Hint: If you observe a binary number and its 2's compliment, the 0s will be retained until the first 1 occurs (from LSB side) and the first 1 also will be retained after that compliment all the follwoing bits. It is very interseting & simple Qs to check the knowledge of state M/Cs

Answer:Q18

The state M/C will have only two states. State A & B. Stay in State A as far as you are getting 0's and O/P is also 0. If 1 comes go to state B and O/P is 1. If you are in state B, whether I/P is 1 or 0 stay in B only and O/P is compliment of input. State Table is as follows: PS x NS O/P 0000 0111 1011 1110 To obtain the circuit using DFF, OR x & Q of FF and give at the I/P of FF XORing of Q&x will give O/P(2's compliment)

Q19: In a PLL, what elements(digital blocks) can be used to design the phase detector?

Ans: 19 1. XOR Gate 2. S-R Latch 3. PFD(Phase/freq detector) : It is designed from FFs & some NAND Gate COnnected to resetes)

Q20: Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

Answer:Q20

Assume state A : no heads has occured state B: only one head has occured state C: more than 2 heads has occured So intial state is A PS I/P NS O/P A Tail A 0 A Head B 0 B Tail A 0 B Head C 0 C Tail A 0 C Head C 1

Q21: What is Moore model & Mealy model? Explain. Ans: Q21 A state machine consists of set of states, initial state, input symbols and transition function that maps input symbols and current state to next state. Mealy machine: machines having outputs associated with transition of input and the current state. So in this case, the O/P will vary as soon as the input varies..O/P can't be held until clock pulses. Moore machine: machines having outputs associated with only states. The O/P will vary only after the states are varied.So the cahgnes in the O/P will be only during clock transitions. Adv & Disadv: In Mealy as the output variable is a function both input and state, changes of state of the state variables will be delayed with respect to changes of signal level in the input variables, there are possibilities of glitches appearing in the output variables. Moore overcomes glitches as output dependent on only states and not the input signal level. All of the concepts can be applied to Moore-model state machines because any Moore state machine can be implemented as a Mealy state machine, although the converse is not true. Moore machine: the outputs are properties of states themselves... which means that you get the output after the machine reaches a particular state, or to get some output your machine has to be taken to a state which provides you the output. The outputs are held until you go to some other state Mealy machine:

Mealy machines give you outputs instantly, that is immediately upon receiving input, but the output is not held after that clock cycle.

Q22) How many minimum number of MOS transistors are required to implement a Full Adder using CMOS technology?

Answer:Q22

S = a xor b xor c Cout = (a xor b) c + ab Using these equations, we can implement,,,exact count of MOS transsitors is straight forward.. Note XOR can be implemented with only 4 2 input NAND Gates...

Q23: (a) Show all the possible ways to convert a 2-input NAND Gate into an inverter? (b) Show the implementaion of XOR Gate using minimum number of 2-input NAND Gates?

Ans: Q23: (a) A 2 input NAND gate can be converted into an inverter in two ways: one way is by tieing up the two inputs and give the input, second give make one of the two inputs permanatly high and give the input at the other input. (b) A XOR B = AB' + A'B = (AB)' A + (AB)' B So one 2-input NAND is needed to generate (AB)' 3 other to implent the rest of boolean function. So total we need 4 2input NAND Gates.

Q24: It is required to connect a Master, which generates data @ 200 Mega Samples/sec to a Slave which can receive the data @ 10 Mega Samples/Sec. If the data lost in 10Micro Sec, what is the optimal size of FIFO to be used to avoid lose of data?

Ans :Q24 (200-10) * 10 = 1900 samples is the size of FIFO It is given that data will lost in 10micro sec otherwise, that is if data comes continuosly,fifo size will be infinity.

Q25: The clock and the input output wavefroms are shown Obtain OUT1 & OUT2 from the INPUT.

ANS: Q25 The answer is shown in the following URL:

Explanation for Q25: To solve this type of sequential problems, using synchronous methods, we should be having the input sampled @ clk. If that is not the case, it is our responsibilty to make it align to the clock. If you observe the following waveforms, the [b]INPUT is not alinged with the rising edge of clock, So we will use one Flip flop to make it proper. So the purpose of the first flip flop, is to make the INPUT proper. In few cases this may not be required. Suppose if we are working with FSMs, the main assumption itself is the data is sampled @ clock. Now to get the Output, of you observe OUT1 is changing at both the rising edge and falling edge of the input where as OUT2 is changing only at the rising edge. What this effectively mean is, OUT1 has to be 1 for one cycle, when the current sample and prev sample of INPUT are opposite whereas OUT2 will be 1 if the current input is 1 and prev is 0. So toget prev sample...I have to store it...so need second flop... So first flops o/p will give current value whereas second flops out will give prev value... Using these to we build the combinational logic.[/img]

Q27: Design a synchronous sequential circuit to check the highest number of ones and zeros in the last 3 input samples. Your ckt should give 1 at the O/P if the last 3 samples at the input has more 1's similarly 0 when the no. of zeros is high. Eg: IN : 001110110000 OUT: 0111111000 Constraints: 1) You are supposed to use only Multiplexers and DFFs for your design. No external gates. To be specific, 1 4:1 Mux only. 2) Design should be optimized one. 3) Only one clock is available to you. And it is given that the input is sampled at that clock rate only.

Q28 What is overflow? How can you detect overflow in signed and unsigned numbers?

Ans: Q28: case1 : Unsigned numbers: In N-bits, we can represent numbers from 0 to (2^N) - 1. Suppose if we are adding 2 N bit unsigned numbers and if the result is greater than (2^N) - 1 , overflow will occur. To detect this, check whether the MSB addition (Nth bit) + Carry generated from N-1bit addition is genrating any carry or not. If there is carry out, there is overflow. case2 : Signed numbers: In N-bits, we can represent numbers from -(2^(N-1)) to (2^(N-1)) - 1. Suppose if we are adding 2 N bit signed numbers and if the result is not in the above range , overflow will occur.

To detect overflow in this case : if two numbers with the same sign (either positive or negative) are added and the result has the opposite sign, an overflow has occurred. two more cases in case of signed... So overall, the conidtions to detect overflow are here again: In unsigned arithmetic a carry out of the most significant digit means that there has been an overflow A signed overflow has occurred in an addition or subtraction if: * the sum of two positive numbers is negative; * the sum of two negative numbers is positive; * subtracting a positive number from a negative one yields a positive result; or * subtracting a negative number from a positive one yields a negative result. Overflow detection: Unsigned numbers: In unsigned numbers, overflow is detected when the carry flag is set. Or in other words, carry is generated at MSB or if there is a borrow onto the MSB. Signed numbers: In signed numbers, overflow is detected when case 1: When numbers of like signs are added, result has a different sign. case 2: When carry out of sign position is not equal to the carry in of sign position.

Q29: Give the circuit to extend the falling edge of the input by 2 clock pulses. The waveforms are shown in the following figure.

Ans:Q29

Q30) (a) Draw a Transmission Gate-based D-Latch. (b) Design a Transmission Gate based XOR. Now, how do you convert it to XNOR? (Without inverting the output)

NOTE on TG: Transmission Gate has one NMOS & one PMOS (pass transistors). In the symbol bubble indicates PMOS and other side is NMOS. To select TG, We need to give 0 to PMOS and 1 to NMOS. In this case whatever is there at the input will be connected to the output. In the other case, that is 0 is given NMOS and 1 is given to PMOS, output will be just hanging. We need keep these things in solving TG based problems. The answers to above mentioned problems will be updated shortly.

Q30:Part(a) Solution: TG Based D-Latch....

Q30: Part(b) Ans:

XOR Using TG.. If we observe the truth table of XOR, if A is 1, O/P is !B and if A is 0 O/P is B. Using this, we can implement the following circuit. To get XNOR, just connect B directly to bottom TG and !B to the upper TG. NOTE: Similarly we can try all other basic gates also like AND,OR,NAND,NOR etc. Just practise them yourself.

Q31,Q32,Q33: Design the Digital Circuit which gives (Q 31) fout = (1/2) fin (Q 32) fout = (1/3) fin (Q 33) fout = (2/3) fin (3 different circuits) NOTE: (a) fout is O/P freq and fin is I/P freq (b) Duty cycles are also not mentioned..so its okay to design for any duty cycle. (c) All the ckts design using DFFs and min no of external gates Show all the waveforms also.....

Solution to Q31: That fout = fin/2 The follwoing figure shows the waveforms and the circuit to give freq/2. It is simple and straight forward. It shows 50% duty cycle. To get 25% duty cycle, we need to use the circuit shown in the solution of Q7 (refer to page 4 of KSF). To get freq/4 use the same ckt twice. But that will be asynchronous as the clock to both flops is not same.

Solution: Q32: fout = fin/3 In the above problem, if you observe the waveforms(shown below) , they are synchronous. So we can use FSM to design the circuit. If you observe the waveform clearly, output is 100,100,100 and so on Assume 3 states: a,b & c. In a O/P is 1 and then go to b in b O/P is 0 and then go to c in c O/P is 0 and then go to a. That is PS NS O/P ab1 bc0 ca0 Using this and assigning 00-a,01-b and 10-c we can design the follwoing circuit.

Note on Q32: The above circuit gives a duty cycle of 1/3rd (that is 33.333) To get 2/3rd(that is 66.667) , use NAND gate instead of NOR gate Solution Q33: fout = 2 * (fin/3) The clue to get the solution is: There is a transition at the falling edge of clock. So the clock to the second flop is inverted one. And we can't use normal FSM now. So need use some analysis to get the O/P. It is not straight forward. One more observation is, the waveforms shown in the above figure, fout has a duty cycle of 1/3rd To get 2/3rd duty cycle, replace NOR gate with NAND gate in the design.

Q34: You are given a 2:4 decoder. 2 input OR gate and one 3 input OR gate. Using these Components design the following system whcih takes A & B as inputs and generates the 4 O/Ps : AB, (AB)' , A+B, (A+B)' .

Ans: Q34: 2:4 decoder will have 4 O/Ps which are the minterm/maxterms of the 2 inputs. So the O/P are AB, AB', A'B, A'B'. So AB and (A+B)' = A'B' are directly the O/P s of decoder. Whereas A+B can be obtained using 2 input OR gate(which is given). So only O/P that is needed is (AB)' = A' + B' = A(B+B') + B(A+A') = AB' + A'B + A'B'. That is , use 3-input OR gate for this. The whole design is shown below.

Q35: The following digital circuit shows two flops with a logic delay (dly1) in between and two clock buffer delays (dly2, dly3). Derive the conditions in terms of (dly1,dly2,dly3) to fix setup and hold timing violations at the input of second FF? Tcq -- Clock to Q delay, Tsu -- Setup time and Th -- hold time.

The above waveforms show the CLK, CLK1 and CLK2. The input waveform at FF1 is assumed and the input of FF2 is shown accordingly with all the given delays and clock-to-Q delays. From the waveforms it is clear that, to avoid setup time violation, T >= (Tsu2 + Tcq1 + dly1 - delta) where delta = dly2-dly3 (assuming +ve skew) ---> (1) From this equation we can get maximum freq of operation. To avoid hold time violation, Th2 (2) These two equations can be used as generalized equations to solve setup time/hold time problems. This works only for synch circuits. If one clock works at pos edge and other is negative edge we need to derive one more set of equations. That also we will at later section.

Q36: (a) For the Circuit Shown above, What is the Maximum Frequency of Operation?

(b) Are there any hold time violations for FF2? If yes, how do you modify the circuit to avoid them?

Ans36 The minumum time period = 3+2+(1+1+1) = 8ns Maximum Frequency = 1/8n= 125MHz There is a hold violation in th ecircuit.You can avoid it by giving the input to the AND gate through two inverters.

Ans: Q36 In this diagram, dly3 = 0 dly2 = 2ns so,delta = 2ns tsu2 = 3ns, tcq1 = 2ns, dly1 = 5ns Putting all these values in Eq(1) , T >= Tcq1 + dly1 + Tsu2 - delta so, T >= 2 + 5 + 3 - 2, T >= 8ns, f Fixed AND array and programmable OR array (b)PAL -> Programmable AND Array and fixed OR (c)PLA -> Programmable AND Array and programmable OR array Q 107) How do you count the no. of 1s present in an 8 bit register without using counter or adding bit by bit? A107: Full adder's output will be the number of 1's that are present in the input. Carryout as MSB and SUM as LSB. Observe the truth table. So we need 2 full adders for 6 bits and one half adder for the remaning 2-bits. The outputs of all these 3 adders are to be treated as 3 different 2 bit binary numbers and use 2-bit binary adders to get the final number. In this approach, though we are using the adders, we are not adding them bit by bit. However, please tell me whether this approach is correct or not If it is correct, I can upload the complete design. A 107 Divide the 8 bit no.(n) with the closest highest power of 2 which is greater than or equal to n. Now, again divide the remainder ( if any) with the closest highest power of 2 which is greater than or equal to the remainder. Keep on performing iterations until remainder == 0. The no. of iterations is equal to the no. of 1s in the no. n.

Q108) A D FF has its D i/p from a MUX. MUX input0 is connected to external i/p and MUXi input1 is connected to output of D FF ( Q ) through combo block(i.e: feedback of o/p to i/pthru combo block). If Mux delay is 0 ns and Tsetup = 3ns, Thold = 2ns , TClock-to-Q = 1ns What is the max frequency of the circuit with and without feedbak? Ans108) I got Tmin = 3+1=4ns for noi feed back case.but for the one with feedback dont u need the comdo logic delay time... Coming to hold time violations, u need to give the max and min values for all the times u have mentioned. for hold violations we look at what happens if circuit is faster and for set up we think from all slow corners. Ans:108: Before going to the actual solution, I just want to mention one point about the given data. In the given data The hold time(2ns) is greater than the Clock-to-Q delay(1ns) of the flop. That means the data is available at the output at 1ns after the clock edge but the input should not change till 2ns. It doesn't look logical for me. For most of the flip flops, Thold is always less than TCq. This condition is essential for shift registers where as for circuits it may not be compulsory. This Qs has two parts: (a) no feedback (b) feedback. (a) If there is no feedback, that is assuming both external inputs and they meet the setup time of the flop, THe maximum clcok freq = 1/1ns (b) If there is a feedback, to avoid hold violation, the "dly" has to be atleast 1ns. With violations there is no meaning for maximum freq. Becasue the circuit won't be functional at all. So we have to take combo + Mux dly together >= 1ns. As MUx delay = 0, combo delay has to be 1ns. Thold = 1ns T >= Tcq + combo_dly + Tsu = 1 + 1 + 3 = 5ns F

View more...
Answer: Q1 Divide by 2 Qbar is connected to D input , Clock to be divided goes on to CLK input. We tap the input from Q output. The max frequency is 1/16nS Q1: Ans Circuit: Connect Qbar to D and apply the clk at clk of DFF and take the O/P at Q. It gives freq/2. Max. Freq of operation: 1/ (propagation delay+setup time) = 1/16ns = 62.5 MHz

Question(2) Why do we gradually increase the size of inverters in buffer design when trying to drive a high capacitive load? Why not give the output of a circuit to one large inverter

Ans(2) We cannot use a big inverter to drive a large output capacitance because, who will drive the big inverter? The signal that has to drive the output cap will now see a larger gate capacitance of the BIG inverter.So this results in slow raise or fall times .A unit inverter can drive approximately an inverter thats 4 times bigger in size. So say we need to drive a cap of 64 unit inverter then we try to keep the sizing like say 1,4,16,64 so that each inverter sees a same ratio of output to input cap. This is the prime reason behind going for progressive sizing.

Q(3) Why don't we use only an NMOS or a PMOS in a Transmission gate? Ans(3) Using only an nmos will result in an poor 1. Why is it so? Assume the gate voltage on NMOS is 5V. If we connect Drain to 5V, and the source is initially at 0, NMOS will turn on as long as there Vgs >Vth, this means, once the source reaches 4.3V (Assuming Vth=0.7), the nmos will turn off and there will be no more increase in source voltage.Similarly the opposite happens with PMOS, it doesn't give us a clean 0, but it can give a full 5V. So we use a combination of both NMOS and PMOS so that our signal doesn't get degraded by Vth on either side of VDD and GND.

ANSWER : Q3 PMOS degrades Logic 0 & NMOS degrades logic 1 To restore the logic levels to full, both NMOS & pMOS will be used together in TG

Question(4) Is there in Hold violation in the Circuit of Q1? Describe clearly when there will be Hold violation wrt to the given data and how we can solve it in circuit level? Answer(4) There is no hold vioaltion in the given circuit. As the hold time is less than the propagation delay. Otherwise buffers(even number ofinverters) will be used in the feedback path in order delay the feedback reaching back the input.

Q(5) In CMOS technology, in digital design, why do we design the size of pmos to be higher than the nmos.What determines the size of pmos wrt nmos. Though this is a simple question try to list all the reasons possible..

Ans(5) In PMOS the carriers are holes whose mobility is less[ aprrox half ] than the electrons, the carriers in NMOS. That means PMOS is slower than an NMOS. In CMOS technology, nmos helps in pulling down the output to ground ann PMOS helps in pulling up the output to Vdd. If the sizes of PMOS and NMOS are the same, then PMOS takes long time to charge up the output node. If we have a larger PMOS than there will be more carriers to charge the node quikly and overcome the slow nature of PMOS . Basically we do all this to get equal rise and fall times for the output node.

Why PMOS and NMOS are sized equally in a Transmission Gates In Transmission Gate, PMOS and NMOS aid each other rather competing with each other. Thats the reason why we need not size them like in CMOS. In CMOS design we have NMOS and PMOS competing which is the reason we try to size them proportional to their mobility.

Q(6) How many unique boolean fucntions can be there for n number of inputs?

Ans(6) Number of unique boolean function for n variables is 2^(2^n). I did this by taking n=1,2 and applied the theory of induction. Srikanth, If you can explain it ,would be great... A good question this one, since at first look I thought the answer to be 2^n....

Ans (6)

For n number of inputs, the possible number of min terms or max terms, k = 2^n To form any bollean function, we can take any combination of these. So possible boolean functions = kc0 + kc1 + kc2 ...+kck = 2^k = 2^2^n

Q7 Design a sequential circuit which cuts the every second pulse from the input(clk)? Hint: If we think in other way, it is nothing but frequency devider by 2 , But with 25% Duty cycle!!!

A7) First do a Divide by 2 counter, ie connect Qbar to D input of FF. Connect the Q output and CLK to a 2 input AND gate, this will gives us a divide by 2 clock with 25% duty cycle. Ans 7 First do a Divide by 2 counter, ie connect Qbar to D input of FF. Connect the Q output and CLK to a 2 input AND gate, this will gives us a divide by 2 clock with 25% duty cycle. Explanation: When we are solving this type of Qs, we should try to draw the input and Output waveforms and try to obtain some relation between them. Suppose in Q7 only first part is given, you can draw the waveform with 25% Duty cycle and then start trying to corelate it with any of the familiar waveforms like is it some counters o/p or sthg or obtained by doing some basic operations etc....Once we start think in that way, we should be able to get some idea But for this, lots of practise is required

Question8 Design all the basic gates(NOT,AND,OR,NAND,NOR,XOR,XNOR) using 2:1 Multiplexer. Using 2:1 Mux, (2 inputs, 1 output and a select line) (a) NOT Give the input at the select line and connect I0 to 1 & I1 to 0. So if A is 1, we will get I1 that is 0 at the O/P. (b) AND Give input A at the select line and 0 to I0 and B to I1. O/p is A & B (c) OR Give input A at the select line and 1 to I1 and B to I0. O/p will be A | B (d) NAND AND + NOT implementations together (e) NOR OR + NOT implementations together (f) XOR A at the select line B at I0 and ~B at I1. ~B can be obtained from (a) (g) XNOR A at the select line B at I1 and ~B at I0

Q9 N number of XNOR gates are connected in series such that the N inputs (A0,A1,A2......AN-1) are given in the following way: A0 & A1 to first XNOR gate and A2 & O/P of First XNOR to second XNOR gate and so on..... Nth XNOR gates output is final output. How does this circuit work? Explain in detail? Ans9 If N=Odd, the circuit acts as even parity detector, ie the output will 1 if there are even number of 1's in the N input...This could also be called as odd parity generator since with this additional 1 as output the total number of 1's will be ODD If N=Even, just the opposite, it will be Odd parity detector or Even Parity Generator... N = odd, it acts as XNOR(odd parity generator) if N = even, it acts as XOR(even parity generator).

Can any one explain me the significance of current mirror? Current mirrors are the most widely use analog circuit. Most of the transistors in an analog integrated circuit are parts of current mirrors. Various Applications: 1. Current mirrors are used as current sources in ICs. An ideal current source has an infinite output impedance. That is, the output current does not change, even for large swings in output voltage. delta I/delta V = 0. That's high impedance. 2. The current mirroes are used for biasing and as loads in case of Amplifiers. A current source is equal to a very high resistive load(as mentioned in 1), If u use the same value resistor, it occupies too much of the area. A typical current mirror cicuit can be designed by using either BJTs or MOSFETs

Q10) All of us know how an inverter works. What happens when the PMOS and NMOS are interchanged with one another in an inverter

Answer:Q10 If the source & drain also connected properly...it acts as a buffer. But suppose input is logic 1 O/P will be degraded 1 Similarly degraded 0;

Q11)

Give 5 important Design techniques you would follow when doing a Layout for Digital Circuits

Q12) What is Latch Up? How do you avoid Latch Up?

Answer:Q12

Coming to latchup problem, If you look at the cross cectional view of any inverter, there is a positive feedback between a NPN and PNP transistor which results in latch up problem.This positive feedback results in excessive current which ultimately destroys the device. These NPN and PNP transistors are formed from the p+/n+ source/drains, p/n well and substrates. As mentioned the NPN & PNP transistors form a triode & whose charecterstics demand high current,,,it damages the circuit,,, One of the solution to avoid this is : Usage of Gaurd rings.

Q13) Implement the following circuits: (a) 3 input NAND gate using min no of 2 input NAND Gates (b) 3 input NOR gate using min no of 2 inpur NOR Gates (c) 3 input XNOR gate using min no of 2 inpur XNOR Gates

Answer: Q13

Assuming 3 inputs A,B,C 3 input NAND: Connect : i) A and B to the first NAND gate ii) Output of first Nand gate is given to the two inputs of the second NAND gate (this basically realises the inverter functionality) iii) Output of second NAND gate is given to the input of the third NAND gate, whose other input is C ((A NAND B) NAND (A NAND B)) NAND C Thus, can be implemented using '3' 2-input NAND gates. I guess this is the minimum number of gates that need to be used. 3 input NOR: Same as above just interchange NAND with NOR ((A NOR B) NOR (A NOR B)) NOR C 3 input XNOR: Same as above except the inputs for the second XNOR gate, Output of the first XNOR gate is one of the inputs and connect the second input to ground or logical '0' ((A XNOR B) XNOR 0)) XNOR C

Q14: An assembly line has 3 fail safe sensors and one emergency shutdown switch. The line should keep moving unless any of the following conditions arise: (i) If the emergency switch is pressed (ii) If the senor1 and sensor2 are activated at the same time. (iii) If sensor 2 and sensor3 are activated at the same time. (iv) If all the sensors are activated at the same time Suppose a combinational circuit for above case is to be implemented only with NAND Gates. How many minimum number of 2 input NAND gates are required? ANS: 14 No of 2-input NAND Gates required = 6

Q15: What is race-around condition? Explain in it in case of R-S Latch and solution to avoid that? Ans: 15 The race around conidtion is : O/P osciallting between 0s & 1s. This problem will occur in Latches especially if the clock is high for long time. I can explain in case of J-K Latch Suppose J=K=1 & O/P = Compliment of prev state (Q(t+1) = Q(t)') So as far as clock is high, O/P oscialltes between 0 & 1 To avoid this, they use Master-Slave configuration

Q16: What is metastability? When/why it will occur? Different ways to avoid this?

Ans : Q16 Metastable state: A un-known state in between the two logical known states. This will happen if the O/P cap is not allowd to charge/discharge fully to the required loigcal levels. One of the cases is: If there is a setup time violation, metastability will occur, To avoid this, a series of FFs is used (normmly 2 or 3) which will remove the intermediate states. the metastability will occur if there is any timing violations. That means we are not allowing the cap to charge/discharge to the full level. We are clocking at some intermediate level. So the O/P will go to metastable state..and slowly comes back to any of the valid levels,bcoz of some flickering. So we are actually increasing the propagation delay of the FF. So if we use one more FF , The output from the first flip flop may go valid, before the second flip flop is clocked. Adding yet another flip flop will reduce the probability that its output will be unstable even more

Q17: Give the basic schematic of Set-Reset Latch with NOR gates. Explain the functionality with truth tables. Which input combination is not allowed. Change the same to provide clock enable. Try with NAND gate also. Which I/P combination is not allowed? Some notes on S-R Latch: Latches How can we make a circuit out of gates that is not combinatorial? The answer is feed-back, which means that we create loops in the circuit diagrams so that output values depend, indirectly, on themselves. If such feed-back is positive then the circuit tends to have stable states, and if it is negative the circuit will tend to oscillate. A latch has positive feedback. Here is an example of a simple latch: This latch is called SR-latch, which stands for set and reset.

It is not practical to use the methods that we have used to describe combinatorial circuits to describe the behavior of the SR-latch. Later, we will show a method for describing flip-flops and clocked sequential circuits. For now, we just rely on our intuition to describe how latches work. The SR-latch is meant to have at most one of its inputs equal to 1 at any time. When both of its inputs are 0 it has two different stable states possible. Either x is 0, in which case we have the following signal values: or else x is 1, in which case we have the following signal values: The actual value depends on the history of input values as we will show next. Now suppose that s is 1 (and therefore r is 0 since we allow at most one input to be 1 at any time). We get the following signal values: The 1 on the s input makes sure the output of the upper nor-gate is 0, and the two 0s on the input of the lower nor-gate make sure the x output is 1. Now suppose the s input goes from 1 to 0, while the r input remains at 0. The second input of the upper nor-gate is 1, so the transition from 1 to 0 of the s input, does not make any difference. The x output remains at 1. In this case, if the s and r inputs are both 0, there is only one possible stable state, the one that gives x the value 1. Conversely, suppose that r is 1 (and therefore s is 0 since we allow at most one input to be 1 at any time). We get the following signal values: The 1 on the r input makes sure the x output is 0, and the two 0s on the input of the upper nor-gate make sure the output of the upper nor-gate is 0. Now suppose the r input goes from 1 to 0, while the s input remains at 0. The second input of the lower nor-gate is 1, so the transition from 1 to 0 of the r input, does not make any difference. The output of the upper nor-gate remains at 1. In this case, if the s and r inputs are both 0, there is only one possible stable state, the one that gives x the value 0. From the discussion above, we conclude that the SR-latch is able to remember the last state of the inputs, in the sense that it remembers which of the two inputs, s or r, last had the value of 1.

Q18: Give the state machine for a serial two's complimenter? Then design the complete circuit using DFF? Hint: If you observe a binary number and its 2's compliment, the 0s will be retained until the first 1 occurs (from LSB side) and the first 1 also will be retained after that compliment all the follwoing bits. It is very interseting & simple Qs to check the knowledge of state M/Cs

Answer:Q18

The state M/C will have only two states. State A & B. Stay in State A as far as you are getting 0's and O/P is also 0. If 1 comes go to state B and O/P is 1. If you are in state B, whether I/P is 1 or 0 stay in B only and O/P is compliment of input. State Table is as follows: PS x NS O/P 0000 0111 1011 1110 To obtain the circuit using DFF, OR x & Q of FF and give at the I/P of FF XORing of Q&x will give O/P(2's compliment)

Q19: In a PLL, what elements(digital blocks) can be used to design the phase detector?

Ans: 19 1. XOR Gate 2. S-R Latch 3. PFD(Phase/freq detector) : It is designed from FFs & some NAND Gate COnnected to resetes)

Q20: Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

Answer:Q20

Assume state A : no heads has occured state B: only one head has occured state C: more than 2 heads has occured So intial state is A PS I/P NS O/P A Tail A 0 A Head B 0 B Tail A 0 B Head C 0 C Tail A 0 C Head C 1

Q21: What is Moore model & Mealy model? Explain. Ans: Q21 A state machine consists of set of states, initial state, input symbols and transition function that maps input symbols and current state to next state. Mealy machine: machines having outputs associated with transition of input and the current state. So in this case, the O/P will vary as soon as the input varies..O/P can't be held until clock pulses. Moore machine: machines having outputs associated with only states. The O/P will vary only after the states are varied.So the cahgnes in the O/P will be only during clock transitions. Adv & Disadv: In Mealy as the output variable is a function both input and state, changes of state of the state variables will be delayed with respect to changes of signal level in the input variables, there are possibilities of glitches appearing in the output variables. Moore overcomes glitches as output dependent on only states and not the input signal level. All of the concepts can be applied to Moore-model state machines because any Moore state machine can be implemented as a Mealy state machine, although the converse is not true. Moore machine: the outputs are properties of states themselves... which means that you get the output after the machine reaches a particular state, or to get some output your machine has to be taken to a state which provides you the output. The outputs are held until you go to some other state Mealy machine:

Mealy machines give you outputs instantly, that is immediately upon receiving input, but the output is not held after that clock cycle.

Q22) How many minimum number of MOS transistors are required to implement a Full Adder using CMOS technology?

Answer:Q22

S = a xor b xor c Cout = (a xor b) c + ab Using these equations, we can implement,,,exact count of MOS transsitors is straight forward.. Note XOR can be implemented with only 4 2 input NAND Gates...

Q23: (a) Show all the possible ways to convert a 2-input NAND Gate into an inverter? (b) Show the implementaion of XOR Gate using minimum number of 2-input NAND Gates?

Ans: Q23: (a) A 2 input NAND gate can be converted into an inverter in two ways: one way is by tieing up the two inputs and give the input, second give make one of the two inputs permanatly high and give the input at the other input. (b) A XOR B = AB' + A'B = (AB)' A + (AB)' B So one 2-input NAND is needed to generate (AB)' 3 other to implent the rest of boolean function. So total we need 4 2input NAND Gates.

Q24: It is required to connect a Master, which generates data @ 200 Mega Samples/sec to a Slave which can receive the data @ 10 Mega Samples/Sec. If the data lost in 10Micro Sec, what is the optimal size of FIFO to be used to avoid lose of data?

Ans :Q24 (200-10) * 10 = 1900 samples is the size of FIFO It is given that data will lost in 10micro sec otherwise, that is if data comes continuosly,fifo size will be infinity.

Q25: The clock and the input output wavefroms are shown Obtain OUT1 & OUT2 from the INPUT.

ANS: Q25 The answer is shown in the following URL:

Explanation for Q25: To solve this type of sequential problems, using synchronous methods, we should be having the input sampled @ clk. If that is not the case, it is our responsibilty to make it align to the clock. If you observe the following waveforms, the [b]INPUT is not alinged with the rising edge of clock, So we will use one Flip flop to make it proper. So the purpose of the first flip flop, is to make the INPUT proper. In few cases this may not be required. Suppose if we are working with FSMs, the main assumption itself is the data is sampled @ clock. Now to get the Output, of you observe OUT1 is changing at both the rising edge and falling edge of the input where as OUT2 is changing only at the rising edge. What this effectively mean is, OUT1 has to be 1 for one cycle, when the current sample and prev sample of INPUT are opposite whereas OUT2 will be 1 if the current input is 1 and prev is 0. So toget prev sample...I have to store it...so need second flop... So first flops o/p will give current value whereas second flops out will give prev value... Using these to we build the combinational logic.[/img]

Q27: Design a synchronous sequential circuit to check the highest number of ones and zeros in the last 3 input samples. Your ckt should give 1 at the O/P if the last 3 samples at the input has more 1's similarly 0 when the no. of zeros is high. Eg: IN : 001110110000 OUT: 0111111000 Constraints: 1) You are supposed to use only Multiplexers and DFFs for your design. No external gates. To be specific, 1 4:1 Mux only. 2) Design should be optimized one. 3) Only one clock is available to you. And it is given that the input is sampled at that clock rate only.

Q28 What is overflow? How can you detect overflow in signed and unsigned numbers?

Ans: Q28: case1 : Unsigned numbers: In N-bits, we can represent numbers from 0 to (2^N) - 1. Suppose if we are adding 2 N bit unsigned numbers and if the result is greater than (2^N) - 1 , overflow will occur. To detect this, check whether the MSB addition (Nth bit) + Carry generated from N-1bit addition is genrating any carry or not. If there is carry out, there is overflow. case2 : Signed numbers: In N-bits, we can represent numbers from -(2^(N-1)) to (2^(N-1)) - 1. Suppose if we are adding 2 N bit signed numbers and if the result is not in the above range , overflow will occur.

To detect overflow in this case : if two numbers with the same sign (either positive or negative) are added and the result has the opposite sign, an overflow has occurred. two more cases in case of signed... So overall, the conidtions to detect overflow are here again: In unsigned arithmetic a carry out of the most significant digit means that there has been an overflow A signed overflow has occurred in an addition or subtraction if: * the sum of two positive numbers is negative; * the sum of two negative numbers is positive; * subtracting a positive number from a negative one yields a positive result; or * subtracting a negative number from a positive one yields a negative result. Overflow detection: Unsigned numbers: In unsigned numbers, overflow is detected when the carry flag is set. Or in other words, carry is generated at MSB or if there is a borrow onto the MSB. Signed numbers: In signed numbers, overflow is detected when case 1: When numbers of like signs are added, result has a different sign. case 2: When carry out of sign position is not equal to the carry in of sign position.

Q29: Give the circuit to extend the falling edge of the input by 2 clock pulses. The waveforms are shown in the following figure.

Ans:Q29

Q30) (a) Draw a Transmission Gate-based D-Latch. (b) Design a Transmission Gate based XOR. Now, how do you convert it to XNOR? (Without inverting the output)

NOTE on TG: Transmission Gate has one NMOS & one PMOS (pass transistors). In the symbol bubble indicates PMOS and other side is NMOS. To select TG, We need to give 0 to PMOS and 1 to NMOS. In this case whatever is there at the input will be connected to the output. In the other case, that is 0 is given NMOS and 1 is given to PMOS, output will be just hanging. We need keep these things in solving TG based problems. The answers to above mentioned problems will be updated shortly.

Q30:Part(a) Solution: TG Based D-Latch....

Q30: Part(b) Ans:

XOR Using TG.. If we observe the truth table of XOR, if A is 1, O/P is !B and if A is 0 O/P is B. Using this, we can implement the following circuit. To get XNOR, just connect B directly to bottom TG and !B to the upper TG. NOTE: Similarly we can try all other basic gates also like AND,OR,NAND,NOR etc. Just practise them yourself.

Q31,Q32,Q33: Design the Digital Circuit which gives (Q 31) fout = (1/2) fin (Q 32) fout = (1/3) fin (Q 33) fout = (2/3) fin (3 different circuits) NOTE: (a) fout is O/P freq and fin is I/P freq (b) Duty cycles are also not mentioned..so its okay to design for any duty cycle. (c) All the ckts design using DFFs and min no of external gates Show all the waveforms also.....

Solution to Q31: That fout = fin/2 The follwoing figure shows the waveforms and the circuit to give freq/2. It is simple and straight forward. It shows 50% duty cycle. To get 25% duty cycle, we need to use the circuit shown in the solution of Q7 (refer to page 4 of KSF). To get freq/4 use the same ckt twice. But that will be asynchronous as the clock to both flops is not same.

Solution: Q32: fout = fin/3 In the above problem, if you observe the waveforms(shown below) , they are synchronous. So we can use FSM to design the circuit. If you observe the waveform clearly, output is 100,100,100 and so on Assume 3 states: a,b & c. In a O/P is 1 and then go to b in b O/P is 0 and then go to c in c O/P is 0 and then go to a. That is PS NS O/P ab1 bc0 ca0 Using this and assigning 00-a,01-b and 10-c we can design the follwoing circuit.

Note on Q32: The above circuit gives a duty cycle of 1/3rd (that is 33.333) To get 2/3rd(that is 66.667) , use NAND gate instead of NOR gate Solution Q33: fout = 2 * (fin/3) The clue to get the solution is: There is a transition at the falling edge of clock. So the clock to the second flop is inverted one. And we can't use normal FSM now. So need use some analysis to get the O/P. It is not straight forward. One more observation is, the waveforms shown in the above figure, fout has a duty cycle of 1/3rd To get 2/3rd duty cycle, replace NOR gate with NAND gate in the design.

Q34: You are given a 2:4 decoder. 2 input OR gate and one 3 input OR gate. Using these Components design the following system whcih takes A & B as inputs and generates the 4 O/Ps : AB, (AB)' , A+B, (A+B)' .

Ans: Q34: 2:4 decoder will have 4 O/Ps which are the minterm/maxterms of the 2 inputs. So the O/P are AB, AB', A'B, A'B'. So AB and (A+B)' = A'B' are directly the O/P s of decoder. Whereas A+B can be obtained using 2 input OR gate(which is given). So only O/P that is needed is (AB)' = A' + B' = A(B+B') + B(A+A') = AB' + A'B + A'B'. That is , use 3-input OR gate for this. The whole design is shown below.

Q35: The following digital circuit shows two flops with a logic delay (dly1) in between and two clock buffer delays (dly2, dly3). Derive the conditions in terms of (dly1,dly2,dly3) to fix setup and hold timing violations at the input of second FF? Tcq -- Clock to Q delay, Tsu -- Setup time and Th -- hold time.

The above waveforms show the CLK, CLK1 and CLK2. The input waveform at FF1 is assumed and the input of FF2 is shown accordingly with all the given delays and clock-to-Q delays. From the waveforms it is clear that, to avoid setup time violation, T >= (Tsu2 + Tcq1 + dly1 - delta) where delta = dly2-dly3 (assuming +ve skew) ---> (1) From this equation we can get maximum freq of operation. To avoid hold time violation, Th2 (2) These two equations can be used as generalized equations to solve setup time/hold time problems. This works only for synch circuits. If one clock works at pos edge and other is negative edge we need to derive one more set of equations. That also we will at later section.

Q36: (a) For the Circuit Shown above, What is the Maximum Frequency of Operation?

(b) Are there any hold time violations for FF2? If yes, how do you modify the circuit to avoid them?

Ans36 The minumum time period = 3+2+(1+1+1) = 8ns Maximum Frequency = 1/8n= 125MHz There is a hold violation in th ecircuit.You can avoid it by giving the input to the AND gate through two inverters.

Ans: Q36 In this diagram, dly3 = 0 dly2 = 2ns so,delta = 2ns tsu2 = 3ns, tcq1 = 2ns, dly1 = 5ns Putting all these values in Eq(1) , T >= Tcq1 + dly1 + Tsu2 - delta so, T >= 2 + 5 + 3 - 2, T >= 8ns, f Fixed AND array and programmable OR array (b)PAL -> Programmable AND Array and fixed OR (c)PLA -> Programmable AND Array and programmable OR array Q 107) How do you count the no. of 1s present in an 8 bit register without using counter or adding bit by bit? A107: Full adder's output will be the number of 1's that are present in the input. Carryout as MSB and SUM as LSB. Observe the truth table. So we need 2 full adders for 6 bits and one half adder for the remaning 2-bits. The outputs of all these 3 adders are to be treated as 3 different 2 bit binary numbers and use 2-bit binary adders to get the final number. In this approach, though we are using the adders, we are not adding them bit by bit. However, please tell me whether this approach is correct or not If it is correct, I can upload the complete design. A 107 Divide the 8 bit no.(n) with the closest highest power of 2 which is greater than or equal to n. Now, again divide the remainder ( if any) with the closest highest power of 2 which is greater than or equal to the remainder. Keep on performing iterations until remainder == 0. The no. of iterations is equal to the no. of 1s in the no. n.

Q108) A D FF has its D i/p from a MUX. MUX input0 is connected to external i/p and MUXi input1 is connected to output of D FF ( Q ) through combo block(i.e: feedback of o/p to i/pthru combo block). If Mux delay is 0 ns and Tsetup = 3ns, Thold = 2ns , TClock-to-Q = 1ns What is the max frequency of the circuit with and without feedbak? Ans108) I got Tmin = 3+1=4ns for noi feed back case.but for the one with feedback dont u need the comdo logic delay time... Coming to hold time violations, u need to give the max and min values for all the times u have mentioned. for hold violations we look at what happens if circuit is faster and for set up we think from all slow corners. Ans:108: Before going to the actual solution, I just want to mention one point about the given data. In the given data The hold time(2ns) is greater than the Clock-to-Q delay(1ns) of the flop. That means the data is available at the output at 1ns after the clock edge but the input should not change till 2ns. It doesn't look logical for me. For most of the flip flops, Thold is always less than TCq. This condition is essential for shift registers where as for circuits it may not be compulsory. This Qs has two parts: (a) no feedback (b) feedback. (a) If there is no feedback, that is assuming both external inputs and they meet the setup time of the flop, THe maximum clcok freq = 1/1ns (b) If there is a feedback, to avoid hold violation, the "dly" has to be atleast 1ns. With violations there is no meaning for maximum freq. Becasue the circuit won't be functional at all. So we have to take combo + Mux dly together >= 1ns. As MUx delay = 0, combo delay has to be 1ns. Thold = 1ns T >= Tcq + combo_dly + Tsu = 1 + 1 + 3 = 5ns F

Thank you for interesting in our services. We are a non-profit group that run this website to share documents. We need your help to maintenance this website.

To keep our site running, we need your help to cover our server cost (about $400/m), a small donation will help us a lot.