Advertisement

Automatic Control and Computer Sciences

, Volume 51, Issue 7, pp 701–708 | Cite as

Data Rate Assessment on L2–L3 CPU Bus and Bus between CPU and RAM in Modern CPUs

Article
  • 22 Downloads

Abstract

In this paper, modern CPU architecture with several different cache levels is described and current CPU performance limitations such as frequency increase bounds are discussed. As changes to the currently existing architecture are usually proposed as a way of increasing CPU performance, data rates of the internal and external CPU interfaces must be known. This information would help to assess the applicability of proposed solutions and to optimize them. This paper is aimed at obtaining real values of traffic on an L2–L3 cache interface inside a CPU and a CPU–RAM bus load, as well as showing the dependences of the total traffic on the studied interfaces on the number of active cores, CPU frequency, and test type. A measurement methodology using an Intel Performance Counter Monitor is provided and the equations used to obtain data rates from the internal CPU counters are explained. Both real-life and synthetic tests are described. The dependence of total traffic on the number of active cores and the dependence of total traffic on CPU frequency are provided as plots. The dependence of total traffic on test type is provided as a bar plot for multiple CPU frequencies.

Keywords

multicore CPUs data rate assessment System-on-Chip Network-on-Chip Wireless Network- on-Chip NoC WNoC 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Denning, P.J. and Lewis, T.G., Exponential laws of computing growth, Commun. ACM, 2017, vol. 60, no. 1, pp. 54–65.CrossRefGoogle Scholar
  2. 2.
    Intel Corporation, 7th gen intel core and Intel Xeon processor briefing. https://newsroom.intel.com/newsroom/wp-content/uploads/sites/11/2017/01/7thgen-intel-core-january-product-brief.pdf.Google Scholar
  3. 3.
    Walther, T., Scaling through more cores. From single to multi core. https://wr.informatik.uni-hamburg.de/_media/teaching/wintersemester_2015_2016/nthr-16-walther-scaling_through_more_cores-ausarbeitung.pdf.Google Scholar
  4. 4.
    Li, X., Survey of Wireless Network-on-Chip Systems. http://www.eng.auburn.edu/agrawvd/THESIS/LI/report.pdf.Google Scholar
  5. 5.
    Ganguly, A., Deb, S., and Belzer, B., Scalable hybrid wireless network-on-chip architectures for multicore systems, IEEE Trans. Comput., 2011, vol. 60, no. 11, pp. 1485–1502.MathSciNetCrossRefMATHGoogle Scholar
  6. 6.
    Advanced Micro Devices, Inc., AMD desktop processor solutions. http://www.amd.com.Google Scholar
  7. 7.
    Intel Corporation. http://www.intel.com.Google Scholar
  8. 8.
    Intel Corporation, Intel 64 and IA-32 Architectures Software Developer’s Manual, https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf.Google Scholar
  9. 9.
    Kubuntu devs, Kubuntu 14.10. http://www.kubuntu.org/news/kubuntu-14.10.Google Scholar
  10. 10.
    Intel Corporation, Intel Performance Counter Monitor. http://www.intel.com/software/pcm.Google Scholar
  11. 11.
    Daemen, J. and Rijmen, V., AES Proposal: Rijndael, 1999.MATHGoogle Scholar
  12. 12.
    Total Annihilation Universe, Total Annihilation Universe. http://www.tauniverse.com.Google Scholar

Copyright information

© Allerton Press, Inc. 2017

Authors and Affiliations

  1. 1.Demidov Yaroslavl State UniversityYaroslavlRussia
  2. 2.Tampere University of TechnologyTampereFinland

Personalised recommendations