Skip to main content
Log in

Automated design of modular arithmetic devices: Might CAD replace an engineer

  • Published:
Automatic Control and Computer Sciences Aims and scope Submit manuscript

Abstract

The results of an experimental comparison of patented modular arithmetic circuits with logic circuits synthesized by means of automated design are presented. It is shown that the patented circuits have less constructive complexity.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Suprun, V.P. and Gorodetskii, D.A., Belaruss. Patent 9189, IPC G 06 F 7/49, Computing Device for Unitary Codes Modulo Three, Official Bull. no. 2(55).

  2. Suprun, V.P. and Gorodetskii, D.A., Belaruss. Patent 9341, IPC G 06 F 7/49, Computing Device for Unitary Codes Modulo Three, Official Bull. no. 3(56).

  3. Suprun, V.P. and Gorodetskii, D.A., Belaruss. Patent 9477, IPC G 06 F 7/49, Computing Device for Unitary Codes Modulo Three, Official Bull. no. 3(56).

  4. Gorodetskii, D.A., Sedun, A.M., and Suprun, V.P., Belaruss. Patent 9600, IPC G 06 F 7/49, Summation Device for Unitary Codes Modulo Three, Official Bull. no. 4(57).

  5. Gorodetskii, D.A., Sedun, A.M., and Suprun, V.P., Belaruss. Patent 10200, IPC G 06 F 7/48 and 7/38, Summation Device for Unitary Codes Modulo Three, Official Bull. no. 1(60).

  6. Suprun, V.P. and Gorodetskii, D.A., Belaruss. Patent 10221, IPC G 06 F 7/38, Computing Device for Unitary Codes Modulo Three, Official Bull. no. 1(60).

  7. Gorodetskii, D.A., Sedun, A.M., and Suprun, V.P., Belaruss. Patent 10350, IPC G 06 F 7/38, Computing Device for Unitary Codes Modulo Three, Official Bull. no. 1(60).

  8. Suprun, V.P. and Gorodetskii, D.A., Belaruss. Patent 10659, IPC G 06 F 7/38 and 7/70, Computing Device for Unitary Codes Modulo Three, Official Bull. no. 3(62).

  9. Gorodetskii, D.A., Sedun, A.M., and Suprun, V.P., Belaruss. Patent 10834, IPC G 06 F 7/38, Summation Device for Unitary Codes Modulo Five, Official Bull. no. 3(62).

  10. Suprun, V.P. and Gorodetskii, D.A., Belaruss. Patent 11172, IPC G 06 F 7/38, Computing Device for Unitary Codes Modulo Five, Official Bull. no. 5(64).

  11. Suprun, V.P. and Gorodetskii, D.A., Belaruss. Patent 11462, IPC G 06 F 7/38 and 7/70, Computing Device for Unitary Codes Modulo Three, Official Bull. no. 6(65).

  12. Suprun, V.P. and Gorodetskii, D.A., Belaruss. Patent 11473, IPC G 06 F 7/38 and 7/70, Computing Device for Unitary Codes Modulo Five, Official Bull. no. 6(65).

  13. Bibilo, P.N. and Gorodetskii, D.A., Belaruss. Application, IPC G 06 F 7/38, Computing Device for Exponentiation Modulo Five, Official Bull. no. 6(59).

  14. Gorodetskii, D.A., Sedun, A.M., and Suprun, V.P., Belaruss. Application, IPC G 06 F 7/38, Device for Unitary Code Multiplication Modulo Five, Official Bull. no. 3(62).

  15. Suprun, V.P. and Gorodetskii, D.A., Belaruss. Application, IPC G 06 F 7/38 and 7/50, Summation Device Modulo Three, Official Bull. no. 3(62).

  16. Gorodetskii, D.A., Sedun, A.M., and Suprun, V.P., Belaruss. Application, IPC G 06 F 7/38, Computing Device Modulo Three, Official Bull. no. 3(62).

  17. Bibilo, P.N. and Gorodetskii, D.A., Belaruss. Application, IPC G 06 F 7/38, Computing Device Modulo Three, Official Bull. no. 3(62).

  18. Suprun, V.P. and Gorodetskii, D.A., Belaruss. Application, IPC G 06 F 7/38, Computing Device Modulo Three, Official Bull. no. 3(62).

  19. Suprun, V.P. and Gorodetskii, D.A., Belaruss. Application, IPC G 06 F 7/48 and 7/38, Computing Device for Unitary Codes Modulo Three, Official Bull. no. 4(63).

  20. Suprun, V.P. and Gorodetskii, D.A., Belaruss. Application, IPC G 06 F 7/487 and 7/38, Device for Unitary Code Multiplication Modulo Three, Official Bull. no. 4(63).

  21. Suprun, V.P. and Gorodetskii, D.A., Belaruss. Application, IPC G 06 F 7/487 and 7/38, Computing Device for Unitary Codes Modulo Three, Official Bull. no. 5(64).

  22. Bibilo, P.N., Sistemy proektirovaniya integral’nih skhem na osnove yazika VHDL. StateCAD, ModelSlim, LeonardoSpectrum (Systems for Designing Integrated Circuits on the Basis of the VHDL language. StateCAD, ModelSlim, LeonardoSpectrum), Moscow: Solon-Press, 2005.

    Google Scholar 

  23. Akers, S.B., Binary Decision Diagrams, IEEE Trans., Ser. C, 1978, no. 6, pp. 509–516.

  24. Bibilo, P.N. and Romanov, V.I., New Experiments on Iterative Synthesis of Combinatorial Circuits, Russian Microelectronics, 2008, vol. 37, no. 3, pp. 228–240.

    Article  Google Scholar 

  25. Toropov, N.R., DNF Minimization of Boolean Functions, Logicheskoe proektirovanie (Logic Design), Minsk: Inst. Of Engineering Cybernetics, Natl. Acad. Sci. Belarus, 1999, issue 4, pp. 4–19.

    Google Scholar 

  26. Bibilo, P.N. and Leonchik, P.V., Optimization of Multilevel Representation of Boolean Function Systems on the Basis of Binary Choice Diagrams, Materiali 6-oi mezhdunarodnoi konferencii (Proc. of the 6th Int. Conf. Computer-Aided Design of Discrete Devices), Minsk, 2007, vol. 2, pp. 162–169.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Additional information

Original Russian Text © P.N. Bibilo, D.A. Gorodecky, 2009, published in Avtomatika i Vychislitel’naya Tekhnika, 2009, No. 2, pp. 15–27.

About this article

Cite this article

Bibilo, P.N., Gorodecky, D.A. Automated design of modular arithmetic devices: Might CAD replace an engineer. Aut. Conrol Comp. Sci. 43, 63–73 (2009). https://doi.org/10.3103/S0146411609020023

Download citation

  • Received:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.3103/S0146411609020023

Key words

Navigation