Abstract
Network-on-chip (NoC) are considered the next generation of communication infrastructure, which will be omnipresent in most of industry, office and personal electronic systems. In platform-based methodology, an application is implemented by a set of collaborating intellectual properties (IPs) blocks. In this paper, we use two multi-objective evolutionary algorithms to address the problem of selecting the most adequate set of IPs (from an available library) that best implements the application. The IP selection optimization is driven by the minimization of hardware area, total execution time and power consumption.
Article PDF
Explore related subjects
Discover the latest articles, news and stories from top researchers in related subjects.Avoid common mistakes on your manuscript.
References
Carlos A. Coello Coello and Gregorio Toscano Pulido. A micro-genetic algorithm for multiobjective optimization. Lecture Notes in Computer Science, 1993:126–138, 2001.
The World Wide Web Consortium. World Wide Web Consortium (W3C): http://www.w3.org, 2008.
K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan. A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE-EC, 6:182–197, April 2002.
Robert P. Dick. Embedded System Synthesis Benchmarks Suite (E3S): http://ziyang.eecs.northwestern.edu/dickrp/e3s/.
Robert P. Dick, David L. Rhodes, and Wayne Wolf. TGFF: Task Graphs For Free. In Proceedings of the 6th International Workshop on Hardware/Software Co-design, pages 97–101, Seattle, Washington, USA, March 1998. IEEE Computer Society.
Edsger. W. Dijkstra. A note on two problems in connexion with graphs. Numerische Mathematik, 1:269–271, 1959.
M. R. Garey and D. S. Johnson. Computers and intractability; a guide to the theory of NP-completeness. Freeman and Company, 1979.
Jingcao Hu and Radu Marculescu. Energy-aware mapping for tile-based NoC architectures under performance constraints. In ASPDAC: Proceedings of the 2003 conference on Asia South Pacific design automation, pages 233–239, New York, NY, USA, 2003. ACM.
Rabindra Ku. Jena and Gopal Ku. Sharma. A multiobjective evolutionary algorithm based optimization model for network-on-chip synthesis. In ITNG, pages 977–982. IEEE Computer Society, 2007.
Tang Lei and Shashi Kumar. A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In DSD, pages 180–189. IEEE Computer Society, 2003.
Marcus Vinicius Carvalho da Silva, Nadia Nedjah ; Luiza de Macedo Mourelle. Application Synthesis for MPSoCs Implementation using Multiobjective Optimization. Lecture Notes in Computer Science, Vol. 5517, pages 736–743, 2009.
Srinivasan Murali and Giovanni De Micheli. Bandwidth-constrained mapping of cores onto NoC architectures. In DATE, pages 896–903. IEEE Computer Society, 2004.
Ümit Y. Ogras, Jingcao Hu, and Radu Marculescu. Key research problems in NoC design: a holistic perspective. In Petru Eles, Axel Jantsch, and Reinaldo A. Bergamaschi, editors, Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CO-DES+ISSS 2005, Jersey City, NJ, USA, September 19–21, 2005, pages 69–74. ACM, 2005.
Vilfredo Pareto. Cours D’Economie Politique. F. Rouge, Lausanne, 1896.
N. Srinivas and Kalyanmoy Deb. Multiobjective function optimization using nondominated sorting in genetic algorithms. Evolutionary Computation, 2(3):221–248, 1995.
Wenbiao Zhou, Yan Zhang, and Zhigang Mao. Pareto based multi-objective mapping IP cores onto NoC architectures. In APCCAS, pages 331–334. IEEE, 2006.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
This is an open access article distributed under the CC BY-NC license (http://creativecommons.org/licenses/by-nc/4.0/).
About this article
Cite this article
da Silva, M.V.C., Nedjah, N. & Mourelle, L. Optimal IP Assignment for Efficient NoC-based System Implementation using NSGA-II and MicroGA. Int J Comput Intell Syst 2, 115–123 (2009). https://doi.org/10.2991/ijcis.2009.2.2.2
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.2991/ijcis.2009.2.2.2