References
R.H. Dennard, F.H. Gaensslen, H.N. Yu, V.L. Rideout, E. Bassous, and A.R. LeBlanc, IEEE J. Solid-State Circuits 9 (5) (1974) p. 256.
The International Technology Roadmap for Semiconductors, 1999 ed. (Semiconductor Industry Association, San Jose, CA, 1999).
S.E. Thompson, P.A. Packan, and M.T. Bohr, VLSI Tech. Dig. (1996) p. 154.
K.F. Lee, R.H. Yan, D.Y. Jeon, G.M. Chin, Y.O. Kim, D.M. Tennant, B. Razavi, H.D. Lin, Y.G. Wey, E.H. Westerwick, M.D. Morris, R.W. Johnson, T.M. Liu, M. Tarsia, M. Cerullo, R.G. Swartz, and A. Ourmazd, IEDM Tech. Dig. (1993) p. 131.
J.B. Jacobs and D. Antoniadis, IEEE Trans. Electron. Devices (1995) p. 870.
Y. Taur and E.J. Nowak, IEDM Tech. Dig. (1997) p. 215.
Y.V. Ponomarev, P.A. Stolk, A.C.M.C. van Brandenburg, C.J.J Dachs, M. Kaiser, A.H. Montree, R. Roes, J. Schmitz, and P.H. Woerlee, VLSI Tech. Dig. (1999) p. 65.
Rights and permissions
About this article
Cite this article
Packan, P.A. Scaling Transistors into the Deep-Submicron Regime. MRS Bulletin 25, 18–21 (2000). https://doi.org/10.1557/mrs2000.93
Published:
Issue Date:
DOI: https://doi.org/10.1557/mrs2000.93