Skip to main content
Log in

Scaling Transistors into the Deep-Submicron Regime

  • Technical Feature
  • Published:
MRS Bulletin Aims and scope Submit manuscript

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

References

  1. R.H. Dennard, F.H. Gaensslen, H.N. Yu, V.L. Rideout, E. Bassous, and A.R. LeBlanc, IEEE J. Solid-State Circuits 9 (5) (1974) p. 256.

    Article  Google Scholar 

  2. The International Technology Roadmap for Semiconductors, 1999 ed. (Semiconductor Industry Association, San Jose, CA, 1999).

  3. S.E. Thompson, P.A. Packan, and M.T. Bohr, VLSI Tech. Dig. (1996) p. 154.

    Google Scholar 

  4. K.F. Lee, R.H. Yan, D.Y. Jeon, G.M. Chin, Y.O. Kim, D.M. Tennant, B. Razavi, H.D. Lin, Y.G. Wey, E.H. Westerwick, M.D. Morris, R.W. Johnson, T.M. Liu, M. Tarsia, M. Cerullo, R.G. Swartz, and A. Ourmazd, IEDM Tech. Dig. (1993) p. 131.

    Google Scholar 

  5. J.B. Jacobs and D. Antoniadis, IEEE Trans. Electron. Devices (1995) p. 870.

    Google Scholar 

  6. Y. Taur and E.J. Nowak, IEDM Tech. Dig. (1997) p. 215.

    Google Scholar 

  7. Y.V. Ponomarev, P.A. Stolk, A.C.M.C. van Brandenburg, C.J.J Dachs, M. Kaiser, A.H. Montree, R. Roes, J. Schmitz, and P.H. Woerlee, VLSI Tech. Dig. (1999) p. 65.

    Google Scholar 

Download references

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Packan, P.A. Scaling Transistors into the Deep-Submicron Regime. MRS Bulletin 25, 18–21 (2000). https://doi.org/10.1557/mrs2000.93

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1557/mrs2000.93

Navigation