Skip to main content
Log in

CMP Challenges for Advanced Technology Nodes beyond Si

  • Published:
MRS Advances Aims and scope Submit manuscript

Abstract

As the scaling of the device dimensions in CMOS devices runs into physical limitations, new materials beyond Si with high electron and hole mobilities such as Ge, SiGe, and III-V materials are introduced. Challenges of CMP for these materials are reviewed in this paper. First we discussed the challenge of the new integration schemes to CMP. Loading effects can result in different growth rates for varying feature sizes, which results in a critical dimension dependent overburden. This makes it more difficult to meet the targets of the CMP process with respect to oxide loss and Ge/SiGe/III-V dishing. Secondly we discuss the challenge for the reduction of the defects during CMP for these new materials. Finally the challenge that is relevant especially for the introduction of III-V materials is studied. During the polishing of III-V materials, toxic gases as well as III-V containing liquid waste will be created. The chemical mechanism of the waste control is discussed.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. P. S. Goley and M. K. Hudait, Materials 7, 2301(2014).

    Article  CAS  Google Scholar 

  2. J. A. d. Alamo, Nature, 479, 317 (2011).

    Article  Google Scholar 

  3. S. Tiku and D. Biswas, III-V Integrated Circuit Fabrication Technology, (Pan Stanford Publishing, 2016) pp.1–29; pp.169–190

  4. C. Claeys and E. Simoen, in Germanium Based Technologies: From Materials to Devices, Edit by C. Claeys and E. Simoen, (Elsevier, 2007) pp.1–5; J. Vanhellemont, E. Simoen, I. Romandic and A. Theuwis, ibid, pp.41–66

  5. A.S. Grove, Physics and Technology of Semiconductor Devices, (John Wiley & Sons, 1967) pp.100–106

  6. R. Hill, I. Hobbs, P. Kirsch, G. Whitener, B. Ward and B. Fortino, CMP Users Group Symposium, Albany, May 2013

  7. P. Ong and L. Teugels, in Advance in Chemical Mechanical Planarization, Edit by S. V. Babu, (Elsevier, 2016) pp.119–135

  8. N. Waldron, C. Merckling, L. Teugels, P. Ong, F. Sebaai, K. Barla, N. Collaert and V. Thean, Solid State Electronics, 115, 81 (2016).

    Article  CAS  Google Scholar 

  9. R. Loo, G. Wang, T. Orzali, N. Waldron, C. Merckling, M. Leys, O. Richard, H. Bender, P. Eyben, W. Vandervorst and M. Caymax. J. Electrochem. Soc. 159(3) H260 (2012)

    Article  CAS  Google Scholar 

  10. X. Bi and Paul Westerhoff, SNO Conference, Portland, Oregon, (2015)

  11. X. Bi and Paul Westerhoff, Environ. Sci.: Nano, 3, 1014(2016).

    CAS  Google Scholar 

  12. J. Matovu, P. Ong, L. Leunissen, S. Krishnan and S. V. Babu, ECS J. Solid. State. Sci. Tech., 2 (11), 432 (2013).

    Article  Google Scholar 

  13. M. Siebert, L. Leunissen, P. Ong, L. Teugels, S. Ibrahim and K. Huang, International Conference on Planarization/CMP Technology, Kobe, Japan, 18(2014)

  14. S. Peddeti, P. Ong, L. Leunissen and S. V. Babu, Solid State let., 14 (7), H254(2011)

  15. J. Hydrick, J. Park, J. Bai, C. Major, M. Curtin, J. Fiorenz, M. Carroll and A. Lochtefeld, ECS Trans. 16(10), 237(2008).

    Article  CAS  Google Scholar 

  16. P. Ong, C. Gillot, S. Ansar, B. Noller, Y. Li and L. Leunissen, ICPT 2012, Grenoble, France, 23(2012)

  17. J. H. Zhang, W-T. Tseng, L. Economikos, Q. Fang, J. Zheng, L. Yang, D. F. Canaperi, M. Lofaro, B. Kim, C. K. Hu, E. G. Liniger, R. Murphy, T. L. Leo Tai, W. Kleemeier, C. Goldberg, J. Muncy, X. Chen and R. Sampson, Mater. Res. Soc. Symp. Proc., 1428, 12-1428-c06-03( 2012)

  18. J.H. Zhang, H. Huang, A. M. Greene, R. Xie, S-C. Seo, P. Montanini, W-T. Tseng, S. Tsai, M. Malley, Q. Fang, R. Patlolla, D. Koli, D. Guo, D. F. Canaperi , C. Surisetty, J. E. Wynne, W. Kleemeier1 and C. Labelle, presented at the 2017 MRS Spring Meeting, Phoenix, AZ, 2017

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to John H Zhang.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Zhang, J.H., Tsai, S., Surisetty, C. et al. CMP Challenges for Advanced Technology Nodes beyond Si. MRS Advances 2, 2891–2902 (2017). https://doi.org/10.1557/adv.2017.339

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1557/adv.2017.339

Navigation