Fig. 7
From: Large-scale monocular FastSLAM2.0 acceleration on an embedded heterogeneous architecture
Internal block diagram of the massively parallel architecture
Fig. 7 | EURASIP Journal on Advances in Signal Processing
From: Large-scale monocular FastSLAM2.0 acceleration on an embedded heterogeneous architecture
Internal block diagram of the massively parallel architecture