The European Physical Journal Special Topics

, Volume 223, Issue 8, pp 1465–1479 | Cite as

Synchronization in coupled Ikeda delay systems

Experimental observations using Field Programmable Gate Arrays
  • D. ValliEmail author
  • B. MuthuswamyEmail author
  • S. BanerjeeEmail author
  • M.R.K. Ariffin
  • A.W.A. Wahab
  • K. GanesanEmail author
  • C.K. SubramaniamEmail author
  • J. KurthsEmail author
Regular Article Synchronization of Systems and Networks for Communication
Part of the following topical collections:
  1. Chaos, Cryptography and Communications


In this work, we demonstrate the use of a Field Programmable Gate Array (FPGA) as a physical platform for realizing chaotic delay differential equations (DDE). Moreover, using our platform, we also experimentally study the synchronization between two time delayed systems. We illustrate two different experimental approaches – one is hardware co-simulation (using a Digilent Atlys with a Xilinx Spartan-6 FPGA) and the other is analog output (using a Terasic DE2-115 with an Altera Cyclone IV E FPGA).


Chaotic System European Physical Journal Special Topic Synchronization Error Analog Output Parameter Mismatch 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    S. Banerjee, M. Banerjee, Opt. Comm. 285, 2402 (2012)CrossRefADSGoogle Scholar
  2. 2.
    P. Saha, S. Banerjee, A.R. Chowdhury, Chaos, Solitons Fractals 14, 1083 (2002)CrossRefzbMATHMathSciNetADSGoogle Scholar
  3. 3.
    S. Banerjee, P. Saha, A.R. Chowdhury, Phys. Lett. A 291, 103 (2001)CrossRefzbMATHADSGoogle Scholar
  4. 4.
    T. Banerjee, et al., Nonlinear Dyn. 70, 721 (2012)CrossRefGoogle Scholar
  5. 5.
    S. Boccalettia, et al., Phys. Rep. 366 (2002)Google Scholar
  6. 6.
    L. Glass, Nature 410 (2001)Google Scholar
  7. 7.
    L. Glass, et al., Math. Biosci. 90, 111 (1988)CrossRefzbMATHMathSciNetGoogle Scholar
  8. 8.
    H.U. Voss, Phys. Rev. E 61 (2000)Google Scholar
  9. 9.
    K. Ikeda, K. Matsumoto, Physica D 29, 223 (1987)CrossRefzbMATHADSGoogle Scholar
  10. 10.
    K. Ikeda, H. Daido, O. Akimoto, Phys. Rev. Lett. 709, 45 (1980)Google Scholar
  11. 11.
    M. Lakshmanan, D.V. Senthilkumar, Dynamics of Nonlinear Time-Delay Systems, 1st edition (Springer Series in Synergetics, 2011)Google Scholar
  12. 12.
    M. Chen, K. Kurths, Phys. Rev. E 036212, 76 (2007)Google Scholar
  13. 13.
    B. Muthuswamy, S. Banerjee, A Route to Chaos Using Integrated Circuits: The FPGA Approach, 1st edition (Springer Series in Emergence, Complexity and Computation, 2014)Google Scholar
  14. 14.
    S. Banerjee, Chaos synchronization and cryptography for secure communications: applications for encryption. IGI Global, USA (2011)Google Scholar
  15. 15.
    A. Namajunas, et al., Int. J. Bif. Chaos 7, 957 (1997)CrossRefGoogle Scholar
  16. 16.
    L.M. Pecora, T.L. Carroll, Phys. Rev. Lett. 821, 64 (1990)MathSciNetGoogle Scholar
  17. 17.
    D.V. Senthilkumar, M. Lakshmanan, J. Kurths, Phys. Rev. E 035205(R), 74 (2006)Google Scholar
  18. 18.
    D.V. Senthilkumar, M. Lakshmanan, Phys. Rev. E 016211, 71 (2005)Google Scholar
  19. 19.
    D.V. Senthilkumar, M. Lakshmanan, Int. Conf. Contr. Synchr. Dyn. Syst. 23, 300 (2005)Google Scholar
  20. 20.
    J.C. Sprott, Elegant Chaos, Algebraically Simple Chaotic Flows (World Scientific, 2010), p. 221Google Scholar
  21. 21.
    D. Valli, et al., Chaotic Time Delay Systems and Field Programmable Gate Array Realization. International Symposium on Chaos, Complexity and Leadership (2012), p. 9Google Scholar
  22. 22.
    Digilent Corporation, “Atlys Spartan-6 Design Platform”, available, online:,400,836&Prod=ATLYS&CFID=2379218&CFTOKEN=48534838, Last accessed: November 19th (2013)
  23. 23.
    Terasic, “DE2-115 Development and education board”, available, online: Last accessed: November 19th (2013)
  24. 24.
    Xilinx Inc. “Spartan-6 FPGA Family”, available, online: Last accessed: November 19th (2013)
  25. 25.
    Altera Inc, “Cyclone IV FPGA Family: Lowest cost, Lowest Power, Integrated Transceivers”, available, online:, last accessed: November 19th (2013)

Copyright information

© EDP Sciences and Springer 2014

Authors and Affiliations

  1. 1.TIFAC-CORE, Vellore Institute of TechnologyVelloreIndia
  2. 2.Milwaukee School of EngineeringMilwaukeeUSA
  3. 3.Institute for Mathematical Research, Universiti Putra MalaysiaPutraMalaysia
  4. 4.Mathematics Department, Faculty of Science, Universiti PutraPutraMalaysia
  5. 5.Faculty of Computer Science & Information Technology, University of MalayaPutraMalaysia
  6. 6.Humboldt University, Berlin and Potsdam Institute for Climate Impact ResearchBerlinGermany

Personalised recommendations