Skip to main content
Log in

Estimations of the lengths of tests for logic gates in presence of many permissible faults

  • Published:
Journal of Applied and Industrial Mathematics Aims and scope Submit manuscript

Abstract

We consider the problems of fault check and diagnostics of the state of N logic gates, which, in the operable condition, implement a given Boolean function f(x 1,..., x n ), by constructing out of them one-output logic circuits and observing the output values of these circuits for arbitrary input values of the variables. Random constant faults are permitted at the outputs of logic gates under the assumption that at most k gates are faulty, where a given natural k is at most N. It is required to minimize the number of circuits necessary to check the operability and determine the state of all logic gates. A lower bound is obtained on this number when k is close to N. As a corollary of this estimate, it is established that, under some conditions on N and k belonging to a certain segment, the number of required circuits is at least ck, where c > 1 is a constant independent of the choice of k from this segment.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. E. F. Beckenbach and R. Bellman, An Introduction to Inequalities (Random House, New York, 1961; Mir, Moscow, 1965).

    MATH  Google Scholar 

  2. O. B. Lupanov, Asymptotic Bounds on Complexity of Control Systems (Moskov. Gos. Univ., Moscow, 1984) [in Russian].

    Google Scholar 

  3. K. A. Popkov, “Bounds on Lengths of Check and Diagnostic Tests for Logic Gates,” Diskretn. Anal. Issled. Oper. 21 (6), 73–89 (2014).

    MathSciNet  Google Scholar 

  4. K. A. Popkov, “Fault Detection and Diagnostic Tests for AND,OR, and NOT Gates,” VestnikMoskov. Univ. Ser. 1, Mat. Mekh. No. 6, 40–44 (2014) [Moscow Univ.Math. Bull. 69 (6), 267–271 (2014)].

    MathSciNet  Google Scholar 

  5. K. A. Popkov, “Fault Detection and Diagnostic Tests for Logic Gates,” Diskretn. Mat. 26 (2), 83–99 (2014) [DiscreteMath. Appl. 24 (4), 213–225 (2014)].

    Article  MathSciNet  Google Scholar 

  6. K. A. Popkov, “On Single Tests for Logic Gates,” Diskretn. Mat. 27 (2), 73–93 (2015).

    Article  Google Scholar 

  7. N. P. Red’kin, “On Complete Checking Tests for Circuits of Functional Elements,” Vestnik Moskov. Univ. Ser. 1, Mat. Mekh. No. 1, 72–74 (1986).

    MathSciNet  Google Scholar 

  8. N. P. Red’kin, “On Complete Checking Tests for Circuits of Functional Elements,” in Mathematical Problems of Cybernetics, Vol. 2, Ed. by S. V. Yablonskii (Nauka, Moscow, 1989), pp. 198–222.

    Google Scholar 

  9. N. P. Red’kin, Reliability and Diagnosis of Circuits (Moskov. Gos. Univ.,Moscow, 1992) [in Russian].

    Google Scholar 

  10. D. S. Romanov, “On the Synthesis of Circuits Admitting Complete Fault Detection Test Sets of Constant Length under Arbitrary Constant Faults at theOutputs of the Gates,” Diskretn. Mat. 25 (2), 104–120 (2013) [DiscreteMath. Appl. 23 (3–4), 343–362 (2013)].

    Article  Google Scholar 

  11. D. S. Romanov, “Method of Synthesis of Easily Testable Circuits Admitting Single Fault Detection Tests of Constant Length,” Diskretn. Mat. 26 (2), 100–130 (2014) [DiscreteMath. Appl. 24 (4), 227–251 (2014)].

    Article  Google Scholar 

  12. I. A. Chegis and S. V. Yablonskii, “LogicalMethods for Control of Electric Circuits,” TrudyMIAN SSSR 51, 270–360 (1958).

    MATH  Google Scholar 

  13. S. V. Yablonskii, “Reliability and Monitoring of Control Systems,” in Proceedings of the All-Union Seminar on DiscreteMathematics and Its Applications (Moskov. Gos. Univ.,Moscow, 1986), pp. 7–12.

    Google Scholar 

  14. S. V. Yablonskii, “Some Questions of Reliability and Monitoring of Control Systems,” in Mathematical Problems of Cybernetics, Ed. by S. V. Yablonskii, Vol. 1 (Nauka, Moscow, 1988), pp. 5–25.

    Google Scholar 

  15. S. M. Reddy, “Easily Testable Realization for Logic Functions,” IEEE Trans. Comput. 21 (1), 124–141 (1972).

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to K. A. Popkov.

Additional information

Original Russian Text © K.A. Popkov, 2015, published in Diskretnyi Analiz i Issledovanie Operatsii, 2015, Vol. 22, No. 5, pp. 52–68.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Popkov, K.A. Estimations of the lengths of tests for logic gates in presence of many permissible faults. J. Appl. Ind. Math. 9, 559–569 (2015). https://doi.org/10.1134/S1990478915040122

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1134/S1990478915040122

Keywords

Navigation