Abstract
Two heuristic techniques intended to encode the finite-state machine (FSM) internal states with the aim at decreasing the power consumption have been discussed. In the first approach, internal state codes are assumed to have the constant length. The second approach is based on code lengths varying from the minimum value to the level not leading to a decrease in power consumption. It is demonstrated that the second technique has a low computational complexity, making it possible to use FSMs with a large number of states. It has been ascertained experimentally that the FSM consumed power inherent to the NOVA algorithm can be decreased by 39% on the average (or by 68% with the use of certain benchmarks) via the first technique. In several cases, the second approach enables us to diminish the consumed power by 34% in comparison with the first one. Practical recommendations for the use of each technique, as well as the promising directions of further investigations, are presented.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
L. Benini and G. De Micheli, IEEE J. Solid-State Circuits 30, 259 (1995).
S. Chattopadhyay, IEE Proc. E: Comput. Digit. Tech. 148(45), 147 (2001).
V. Salauyou and T. Grzes, in Proc. 6th Int. Conf. on Computer Information Systems and Industrial Management Applications, (CISIM 2007), Elk, Poland, June 28–30, 2007 (IEEE Comp. Sos., Los Alamitos, 2007), p. 345.
W. -T. Shiue, Integration, VLSI J. 38, 549 (2005).
Y. Xia, X. Ye, L. Wang, et al., in Proc. of Int. Conf. on Communications Circuits and Systems, Guilin, China, June 25–28, 2006 (IEEE, New Yok, 2006), Vol. 4, p. 2642.
A. Tiwari and K. A. Tomko, in Proc. of Design, Automation and Test in Eur. Conf. and Exhibition (DATE’04), Paris, France–Feb. 16–20, 2004 (IEEE Comp. Soc., Washington, 2004), Vol. 2, p. 916.
T. Grzes, Salauyou, and I. Bulatova, Radioelectron. and Commun. Syst. 53, 265 (2010).
T. Grzes, V. Salauyou, and I. Blatova, Optoelectron., Instrum., Data Process. 45, 576 (2009).
C. -Y. Tsui, J. Monteiro, S. Devadas, et al., IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 3, 404 (1995).
T. Villa and A. S. Vincentelli, IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 9, 905 (1990).
B. Lin and A. R. Newton, Proc. of IFIP/IEEE Conf. on Very Large Scale Integration (VLSI), Munich, Germany, 1989 (IFIP, Munich, 1989).
E. M. Sentovich, K. J. Singh, L. Lavagno, et al., in Memorandum No. UCB/ERL M92/41, Electronics Research (Lab., Departament of Electrical Engineering and Computer Science, Univ. of California, Berkley, May 1992); www.eesc.berkeley.edu/Pubs./TechRpts/1992/ERL-92-41.pdf
S. Yang, Logic Synthesis and Optimization Benchmarks User Guide. Version3.0. Technical Report (Microelectronics Center of North Carolina, north Carolina, 1991).
Author information
Authors and Affiliations
Additional information
Original Russian Text © V.V. Solov’ev, 2012, published in Radiotekhnika i Elektronika, 2012, Vol. 57, No. 6, pp. 705–712.
Rights and permissions
About this article
Cite this article
Solov’ev, V.V. Changes in the length of internal state codes with the aim at minimizing the power consumption of finite-state machines. J. Commun. Technol. Electron. 57, 642–648 (2012). https://doi.org/10.1134/S1064226912060113
Received:
Published:
Issue Date:
DOI: https://doi.org/10.1134/S1064226912060113