Skip to main content
Log in

The hierarchical method of synthesis of large-capacity comparators with the use of programmable logic integrated circuits

  • Physical Processes in Electron Devices
  • Published:
Journal of Communications Technology and Electronics Aims and scope Submit manuscript

Abstract

The problem of construction of large-capacity comparators from programmable logic integrated circuits (PLICs) is discussed. A method for synthesizing large-capacity comparators with hierarchical pyramidal structures is proposed. This method is compared with two known (parallel and sequential) methods and two methods of the Altera MAX+PLUSII computer-aided design program package. The results of experimental studies have shown that, in the design of 64-bit comparators, the proposed method makes it possible to decrease the implementation cost on average by a factor of 1.09 to 1.54 and increase the processing speed on average by a factor of 3.79 to 7.17, depending on the family of PLICs.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. V. V. Solov’ev and A. G. Vasil’ev, Programmable Logic Integrated Circuits and Their Applications (Belorus. Nauka, Minsk, 1998) [in Russian].

    Google Scholar 

  2. V. V. Solov’ev, Designing of Functional Parts of Digital Systems with the Use of Programmable Logic Devices (PK OOO “Bestprint,” Minsk, 1996) [in Russian].

    Google Scholar 

  3. V. V. Solov’ev, Designing of Digital Systems with the Use of Programmable Logic Integrated Circuits (Goryachaya Liniya — Telekom, Moscow, 2001) [in Russian].

    Google Scholar 

  4. I. S. Potemkin, Functional Parts of Digital Automatics (Energoatomizdat, Moscow, 1988) [in Russian].

    Google Scholar 

  5. E. P. Ugryumov, Digital Circuit Technology (BKhVPeterburg, St. Petersburg, 2002) [in Russian].

    Google Scholar 

  6. V. V. Solov’ev and A. A. Posrednikova, Ship-New, No. 9, 20 (2005).

  7. MAX+PLUSII Programmable Logic Development System (Altera Corporation, 1991).

Download references

Authors

Additional information

Original Russian Text © V.V. Solov’ev, A.A. Posrednikova, 2009, published in Radiotekhnika i Elektronika, 2009, Vol. 54, No. 3, pp. 354–362.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Solov’ev, V.V., Posrednikova, A.A. The hierarchical method of synthesis of large-capacity comparators with the use of programmable logic integrated circuits. J. Commun. Technol. Electron. 54, 338–346 (2009). https://doi.org/10.1134/S1064226909030139

Download citation

  • Received:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1134/S1064226909030139

PACS numbers

Navigation