Skip to main content
SpringerLink
Log in

Use of the effect of phase error accumulation in ring oscillators to estimate time parameters of digital elements of integrated circuits

  • Published:
Russian Microelectronics Aims and scope Submit manuscript

Abstract

A novel approach to determining time parameters of digital library IC elements with the use of built-in digital measuring modules arranged on the test chip is offered. It is shown that using the phase error accumulation methodology in ring oscillators with the investigated elements makes it possible to measure the averaged rising and falling delays of signals with picosecond accuracy. Use of digital elements will allow us to provide a technology-independent solution when one manufacturing method used at a plant changes to another one without modifying the circuits of the measurement module and the measuring technique.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Ruffoni, M. and Bogliolo, A., Direct measures of path delays on commercial FPGA chips (Proc. of 6th IEEE Workshop on Signal Propagation on Interconnects), Pisa, 2002, pp. 157–159.

    Google Scholar 

  2. Maggioni, S., Veggetti, A., Bogliolo, A., and Croce, L., Random sampling for on-chip characterization of standard cell propagation delay (Proc. of the Fourth International Symposium on Quality Electronic Design), 2003, pp. 41–45.

    Google Scholar 

  3. Churayev, S.O. and Paltashev, T.T., Speed improvement in random sampling for on-chip cell characterization, Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS-2011), IEEE Catalog Number: CFP11DDE-CDR, Cottbus, Germany, 2011, pp. 305–308.

    Google Scholar 

  4. Matkarimov, B.T., Paltashev, T.T., and Churayev S.O., In-circuit measurements of time delays of standard library cells, Papers of National Academy of Sciences of the Republic of Kazakhstan, 2010, no 2. pp. 7–10.

    Google Scholar 

  5. Churayev S.O., Matkarimov V.T., and Paltashev T.T., On-chip measurements of standard-cell propagation delay, IEEE East-West Design & Test Symposium (EWDTS’09), Moscow, 2009, pp. 93–95.

    Google Scholar 

  6. Chang, S.K., In, H.I., Churayev, S., and Paltashev, T., Phase error accumulation methodology for on-chip cell characterization, World Academy of Science, Engineering and Technology, An International Journal of Science, Engineering and Technology, no. 28. pp. 132–136.

Download references

Author information

Authors and Affiliations

  1. St. Petersburg State University of Information Technologies, Mechanics and Optics, St. Petersburg, Russia

    S. O. Churayev

Authors
  1. S. O. Churayev
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to S. O. Churayev.

Additional information

Original Russian Text © S.O. Churayev, 2013, published in Izvestiya Vysshikh Uchebnykh Zavedenii. Elektronika, 2013, No. 1, pp. 34–40.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Churayev, S.O. Use of the effect of phase error accumulation in ring oscillators to estimate time parameters of digital elements of integrated circuits. Russ Microelectron 42, 403–407 (2013). https://doi.org/10.1134/S1063739713070044

Download citation

  • Received:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1134/S1063739713070044

Keywords

Search

Navigation